



Degree Programme Systems Engineering

Major Power & Control

Bachelor's thesis Diploma 2018

Balle Marcel

Miniaturized Doppler radar sensor for non-contact vital sign detection

Professor Andersson Alexandra

Expert Lixin Ran



Submission date of the report 09.10.2018





This document is the original report written by the student. It wasn't corrected and may contain inaccuracies and errors.

HES-SO Valais

Données du travail de diplôme Daten der Diplomarbeit

Filière / Studiengang	Année académique / Studienjahr	No TD / Nr. DA	
SYND	2017/18	pc/2018/46	
Mandant / Auftraggeber	Etudiant / Student Marcel Balle	Lieu d'exécution / Ausführungsort	Lieu d'exécution / Ausführungsort
 Industrie Etablissement partenaire	Professeur / Dozent	 Industrie Etablissement partenair	
Partnerinstitution	Alexandra Andersson	Partnerinstitution	
Travail confidentiel / vertrauliche Arbeit	Expert / Experte (données complètes) Lixin Ran Zhejiang University, Hangzhou, P	.R. China	

Titre / Titel

Miniaturized Doppler radar sensor for non-contact vital signs detection

Description / Beschreibung

The target of this project is to design and implement a miniaturized Doppler radar sensor for noncontact vital signs detection. In order to obtain a high sensitivity, the system is suggested to be designed based on highly integrated 60-GHz ISM-band transmitter and receiver. The sensor will consist of a pair of antennas, radio frequency (RF), digital intermediate frequency (IF) and baseband parts. A simple software will be developed to process the Doppler signals in digital domain based on existing algorithms. An experimental wireless detection of human heartbeats can be demonstrated using the implemented radar sensor.

Signature ou visa / Unterschrift oder Visum

Responsable de l'orientation / filière Leiter der Vertiefungsrichtung / Studiengang:

¹ Etudiant / Student :

Ball Manl

Délais / Termine

Attribution du thème / Ausgabe des Auftrags: 16.05.2018

Remise du rapport / Abgabe des Schlussberichts: À définir

Défense orale / Mündliche Verfechtung: Semaine 42

Rapport reçu le / Schlussbericht erhalten am Visa du secrétariat / Visum des Sekretariats

Par sa signature, l'étudiant-e s'engage à respecter strictement la directive DI.1.2.02.07 liée au travail de diplôme. Durch seine Unterschrift verpflichtet sich der/die Student/in, sich an die Richtlinie DI.1.2.02.07 der Diplomarbeit zu halten.

This document is the original report written by the student. It wasn't corrected and may contain inaccuracies and errors.



Bachelors thesis Diploma 2018

Miniaturized Doppler radar sensor for non-contact vital signs detection

Marcel BALLE

October 9, 2018

Student:	Marcel BALLE	
Lab Director:	Prof. LIXIN Ran	
Thesis Director:	Dr. Alexandra Andersson	
Date:	October 9, 2018	



I Abstract

Non-contact vital sign detection based on Doppler radar systems presents several advantages in bio-medical and healthcare applications. Many research efforts have been proposed in this field to obtain accuracy and effectiveness for reliable wireless bio-signal detection. However front-end architectures, demodulation algorithms and signal processing methods can be further improved to retrieve the heartbeat and respiration spectra. In this work, based on existing millimeter wave systems, a continuous wave Doppler radar sensor operating at 60GHz was designed and implemented utilizing a low-IF receiver architecture to accurately detect heartbeat and respiration rate of a human target. In order to achieve robustness in addition to effectiveness, the sensor is integrated on a miniaturized single-board and the components power consumption is low. Potential other applications for this radar system will also be discussed.

Index Terms - Doppler radar, vital signs detection, ISM-Band, low-IF



II Acknowledgement

I would like to express my most heartfelt gratitude to my supervising professor in Switzerland Dr. Alexandra ANDERSSON and my responsible professor of the project Prof. LIXIN Ran at Zhejiang University in Hangzhou.

I would also like to thank ZHANG Yi for assisting me upon my arrival in China, and all the students at the Advanced Radiofrequency Engineering (ARE) Laboratory that offered their support during my work.

Finally, I would like to thank Martial GEISER for giving me the opportunity to accomplish my Bachelor project abroad and helping me getting in touch with Zhejiang University.

Miniaturized DRS for non-contact VSD



Contents

Ι	Abstract			
II	Ack	nowledgement	2	
III	List	of tables	5	
IV	List	of figures	6	
\mathbf{V}	\mathbf{List}	of Abbreviations	7	
1	Pre 1.1 1.2	mble Introduction	8 8 9	
2	Des	cription	10	
	2.1 2.2 2.3 2.4 2.5	Theory	10 10 12 13 14 14 15 16 16	
3	$\operatorname{Arc}_{2,1}$	nitectures Principal components	17	
	3.2	Receiver Architecture	17 18 18 20 22	
4	Har	lware	24	
	4.1 4.2	StructureMain componentsMain components4.2.1Transmitter & ReceiverMain components4.2.2DownconverterMain components4.2.3MicrocontrollerMicrocontroller4.2.4OscillatorsMicrocontroller4.2.5Micro USB and BluetoothMicrocontroller4.2.6Power managementMicrocontroller4.2.7AntennaMicrocontroller	24 26 28 30 32 33 34 35	
		4.2.8 Power consumption	36	



	4.3	PCB	37 37 37
5	Soft	ware	3 9
	5.1	MCU Software	39
		5.1.1 Software Architecture	39
		5.1.2 Register programming	39
		5.1.3 Data conversion \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots	40
6	Exp	eriments 4	11
	6.1	PCB Debug	41
		6.1.1 Hardware	41
		6.1.2 Software	11
7	Con	clusion 4	12
	7.1	Work summary	42
	7.2	Future tasks	43

Miniaturized DRS for non-contact VSD



III List of tables

1	List of tasks	16
2	Main components used in the DRS	26
3	LDOs used in the DRS	34
4	Implemented voltage sources on the board	34
5	Maximum power consumption on the board	36
6	Layout cross section	38



IV List of figures

1	Representation of a DRS for vital sign detection	8
2	Simple representation of the Doppler effect	10
3	Frequency shift caused by moving object	11
4	Waves and frequency ranges used by radar [1]	11
5	Angle of moving target influence on frequency shift	12
6	Frequency spectrum of the transmitting (left) and the receiving (right) antenna	13
7	DRS simplified block diagram	14
8	Example of a 24GHz DRS board for VSD	15
9	Simple representation of the main objectives	15
10	Mixer upconversion and downconversion frequency spectrum	17
11	Symbols of Oscillator, Mixer, Amplifier, Filter and ADC	17
12	Block diagram of heterodyne architecture	18
13	Frequency spectra of a) transmitted RF b) received RF c) signal downcon-	
	verted to IF d) signal downconverted to DC \ldots	19
14	Block diagram of a zero-IF architecture	20
15	Frequency spectra of a) transmitted RF b) received RF c) signal downcon-	
	verted to DC	21
16	Frequency spectrum of downconverted signal with flicker noise	21
17	Block diagram of a low-IF architecture	22
18	Frequency spectra of a) transmitted RF b) received RF c) signal downcon-	
	verted to IF	23
19	Miniaturized Doppler radar structure block diagram	25
20	Functional block diagram of the transmitter chip HMC6300	26
21	Functional block diagram of the receiver chip HMC6301	27
22	Block diagram of the transceiver chip MAX2831	28
23	MCU pin connections	30
24	Components structure generating the reference clock	32
25	Input clock path with set pin logic and translation values	32
26	Antenna design dimensions	35
27	Schematics block structure	37
28	PCB top layer (left) and bottom layer (right)	38
29	Software architecture package diagram	39
30	I/Q signals ADC sampling \ldots \ldots \ldots \ldots \ldots \ldots \ldots	40



V List of Abbreviations

ADC	Analog to digital converter
ARE	Advanced Radiofrequency Engineering
CW	Continuous wave
DC	Direct current
DRS	Doppler radar system
DSP	Data signal processing
GPIO	General purpose input/output
HAL	Hardware abstraction layer
HSE	High speed external (clock)
Ι	In-phase
I/O	Input/output
IC	Integrated circuit
IF	Intermediate frequency
IR	Image reject
ISM	Industrial, Scientific and Medical
LDO	Low dropout regulator
LO	Local oscillator
LPF	Low-pass filter
LSB	Least significant bit
MCU	Microcontroller unit
MSB	Most significant bit
NF	Noise figure
PCB	Printed circuit board
PLL	Phased locked loop
OSC	Oscillator
Q	Quadrature
RF	Radio frequency
RSSI	Received signal strength indicator
SNR	Signal-to-noise ratio
SPI	Serial peripheral interface
SSB	Single-sideband
SWIM	Single wire interface module
TCXO	Temperature compensated crystal oscillator
UAV	Unmanned aerial vehicles
USART	Universal synchronous and asynchronous receiver-transmitter
USB	Universal serial bus
VCO	Voltage controlled oscillator
VGA	Variable gain amplifier
VSD	Vital sign detection
WLBGA	Wafer level ball grid array



1 Preamble

1.1 Introduction

The detection of human motions by wireless detectors has been developed through various methods including ultrasound, infrared and vibration. These simple detectors are commonly used in households and public places to automatically control lights, temperature, alarms, toilet flusher and automatic doors. Some wireless sensors are capable of providing information about position, direction, acceleration and velocity of the moving object, which can be used for measurement and analysis. Active non-contact sensors use microwave detection by emitting a continuous-wave signal which is reflected off surrounding objects and returns to the detector. If the signal hits a moving target, it's reflected frequency is altered. The phase shift in the returning radar microwave is measured and thus parameters of the targets motion can be extracted. This specialized detection process is also known as the Doppler Effect.

The use of Doppler radar systems (DRS) in healthcare and bio-medical applications has been widely studied due to its potential for non-contact bio-signal monitoring while eliminating the need of wired sensors attached to the subject. Non-contact detection of human vital signs, such as heartbeat and respiration rate, can be of significant improvement in applications like baby monitoring, rescuing earthquake survivors and tumor tracking. While several wireless sensors have already been implemented and shown successful results, the technology in this field can further be improved to obtain lighter, smaller and cost-effective modules with longer detection range and less power consumption in addition to achieving more accurate measurements.



Figure 1: Representation of a DRS for vital sign detection



1.2 Goal

In this project, a miniaturized continuous-wave Doppler radar sensor has to be designed, implemented and tested for non-contact vital sign detection (VSD). In order to obtain high sensitivity, the system is suggested to be designed based on highly integrated 60-GHz ISM-band transmitter and receiver. The sensor will consist of a pair of antennas, radio frequency (RF), digital intermediate frequency (IF) and baseband parts. A simple software will be developed to process the Doppler signals in digital domain based on existing algorithms. An experimental wireless detection of human heartbeats can be demonstrated using the implemented radar sensor.



2 Description

2.1 Theory

2.1.1 Doppler effect

The Doppler effect was proposed by Christian DOPPLER in 1842 and confirmed later when tested with sound and electromagnetic waves. This effect is caused when a wave emitting source is moving relatively to the observer. If the frequency of the source and the propagation speed of the waves are constant, the observer will intercept the wave crests at different intervals due to the change of distance of the source. The gap between each wave varies, altering the wavelength. This leads to a frequency shift at the static receiving point. If the wave source is moving toward the observer, the distance between the two points becomes closer and the received frequency is increasing. In the case where the source is moving away from the observer, the frequency is decreasing. This same phenomenon occurs when the source is static and the observer is moving. The Doppler effect can result from any types of wave, i.e., sound waves, water wave, light wave, etc.



Figure 2: Simple representation of the Doppler effect

2.1.2 Doppler radar

The Doppler radar sensor is the source and at the same time the observer of the electromagnetic waves. The transmitter (T) generates a continuous electromagnetic millimeterwave with a sinusoidal form, where amplitude and frequency are fixed. This signal is transmitted in direction of the moving target. The frequency shift is then observed by the receiver (R) when the signal is scattered off the moving object and returns to the sensor. With this information, it is possible to measure the velocity of the moving target.





Figure 3: Frequency shift caused by moving object

Radar type In order to obtain the Doppler effect from a target, the antenna has to radiate a type of signal. Most Doppler radar sensors planned for vital sign detection use unmodulated continuous wave (CW) technology because it is small, light and simple. The transmitted constant signal is fixed in frequency and amplitude, making its generation uncomplicated and automated. CW radars are not able to provide range information as there is no way to measure the time delay between the send and the returned wave. As a result, stationary targets don't cause any changes to the electromagnetic signal and the extracted Doppler shift only provides data about the moving objects. The transmitted power is low thus no high voltage modulators are required for simple CW radars and no interference occurs with other wireless systems.

Radar frequency Continuous wave radars transmit one stable radio frequency which can be chosen in the Industrial, Scientific and Medical (ISM) bands. In most countries, these bands of frequencies can be used for any purpose without the need of a license. Systems that adapt the standards and regulations can be used worldwide with little or no adjustment to their implementation. The spectrum of electromagnetic waves is large and can be divided into sub-ranges depending on the different physical qualities. The frequency of a radar system should be determined by its predefined operating band using the range sections as seen in Fig. 4. The accuracy of the DRS increases with the transmitted frequency.



Figure 4: Waves and frequency ranges used by radar [1]



2.1.3 Frequency variation

A Radar is emitting a continuous wave with frequency f_t at a moving object with velocity v and angle θ placed at distance R from the sensor as seen in Fig. 5.



Figure 5: Angle of moving target influence on frequency shift

On the path traveled by the signal before being received, the number of wavelengths λ is given by n

$$n = \frac{2R}{\lambda} \tag{1}$$

The transmitted signal from the sensor has a sine form, therefore one wavelength has an angular excursion of 2π . The angular excursion ϕ of the entire path by the wave is

$$\phi = \frac{2R}{\lambda} \cdot 2\pi = \frac{4\pi R}{\lambda} \tag{2}$$

As a result of the object moving toward or away from the sensor, the distance R is constantly changing, meaning that ϕ relative to time is equal to the Doppler angular frequency ω_d as seen in [2].

$$\omega_d = 2\pi f_d = \frac{d\phi}{dt} = \frac{4\pi}{\lambda} \cdot \frac{dR}{dt} = \frac{4\pi \cdot v \cos\theta}{\lambda}$$
(3)

Knowing that

$$\lambda = \frac{c}{f_t} \tag{4}$$

with c the speed of light, the Doppler frequency (or Doppler shift) f_d which is defined as the difference between the received frequency f_r and the transmitted frequency f_t , can be described by the following equation.

$$f_d = f_r - f_t = f_t \frac{2v\cos\theta}{c} \tag{5}$$

Note that the Doppler frequency is positive when the moving object is approaching and negative when it is moving away from the radar. If the object is moving perpendicular to the radars line-of-sight (i.e., $\theta = \frac{\pi}{2}$), the Doppler frequency equals zero. Contrarily the Doppler frequency is a maximum when $\theta = 0$.





Figure 6: Frequency spectrum of the transmitting (left) and the receiving (right) antenna

2.1.4 Doppler shift

An unmodulated continuous waveform signal T_{RF} is transmitted towards the human target, phase modulated by the chest motion and then the reflected returning signal R_{RF} is captured by the receiving antenna. These two signals can be represented as

$$T_{RF}(t) = A(t)\cos\left[2\pi f_c t + \phi(t)\right]$$
$$R_{RF}(t) = A(t)\cos\left[2\pi f_c t - \frac{4\pi d_0}{\lambda} - \frac{4\pi x(t)}{\lambda} + \phi(t - \frac{2d_0}{c})\right]$$

where

- · A(t) is the signal amplitude whose variation is neglected,
- f_c is the the carrier frequency,
- · $\phi(t)$ and $\phi(t 2d_0/c)$ is the phase noise,
- · $4\pi d_0/\lambda$ is the phase delay due to the distance between the antennas and the reflection surface d_0 ,
- $4\pi x(t)/\lambda$ is the phase modulation by the periodic chest motion x(t) or as mentioned above it is the Doppler angular frequency ω_d ,

In applications like healthcare monitoring, i.e. respiration rate and heartbeat measurements, the Doppler shift produced by the chest and heart movements of the target is relatively low compared to the carrier frequency. In this case, it is difficult to extract precise and correct vital frequencies by using the Doppler shift. So, in order to obtain accurate measurements, the phase shift θ_0 from the downconverted $R_{RF}(t)$ equation is used to determine the desired frequencies. Section 3.2 describes the I/Q signals including the phase shift θ_0 after downconversion and demodulation.



2.1.5 Doppler radar system

The Doppler radar sensor that has to be designed transmits a continuous wave signal with stable frequency f_t in the direction of the target through a transmitting antenna. After being reflected off various objects in the environment, the signal returns near the DRS and is measured by the receiving antenna. If the microwave signal is scattered off a moving target, the returning signal frequency f_r will be deviated from the RF by the Doppler frequency f_d seen in the previous section.



Figure 7: DRS simplified block diagram

A Doppler radar system incorporates a transmitter, which is the source of the continuous wave radio frequency, and a receiver picking up the reflecting signal. They can be combined into one part named Transceiver. Both devices need a common external local oscillator (LO) as an input to create and extract the desired frequencies. Two antennas, isolated from each other to keep the transmitter leakage low, convert electrical signals into electromagnetic waves for the transmitter and the other way around for the receiver. The received signal is down-converted to baseband or an intermediate frequency carrying the relative velocity information. Then this transformed signal is digitized by analog to digital converters (ADC) to proceed with data signal processing (DSP). Fig. 7 shows a simplified block diagram of a Doppler radar system.

2.2 Design

The entire DRS is consolidated in a single printed circuit board (PCB) in order to reduce the size of the sensor. The board is connected to a computer via universal serial bus (USB) for data transferring and power supply. Alternatively, a supplementary connector mounted on the PCB is designed to link a Bluetooth module which communicates the required data with a computer. The transmitting and receiving 60-GHz signals antennas are integrated on the board as series-fed microstrip patches. Only data transferring and power supply for all the parts are connections from outside the PCB. A Microcontroller unit (MCU) is used to convert the received downconverted signal in digital domain and then extract the measured data. Management and information control of the programmable chips on the PCB is also accomplished by the MCU.





Figure 8: Example of a 24GHz DRS board for VSD

2.3 Objectives

The fundamental goal of this project is to understand the main functioning of a microwave radio frequency radar. Furthermore such a sensor has to be designed and implemented for specific application in vital sign detection. Described in this section are the individual objectives for every part of this work.

Electronic In this part of the project the radar structure has to be designed and implemented. The power consumption of the sensor is considered as low as possible so that the system can be supplied by a small battery and be able to function during an extended period of time without needing supervision.

Mechanical The PCB board holding all the Integrated circuit (IC) chips, active and passive components as well as the antennas, should be as minimal in size as possible. The purpose of this requirement is to assure a space efficient and discrete measurement device.

Data processing In order to be accurate and thus reliable, the acquired data from the DRS is processed by efficient algorithms. Objectively, the results of the measurements have to be precise enough so that non-contact vital sign detection Doppler radars can be considered as a replacement for typically used wired sensors.



Figure 9: Simple representation of the main objectives



2.4 Tasks

Based on the objectives described above, a list of tasks is decided for this project. Note that not all the parts have to be completed in the order of the list in Table 1.

ID	Task
1	Determine architecture
2	Choose components
3	Draw schematics
4	Create layout
5	Produce PCB
6	Write software
7	Implement algorithms
8	Run tests

Table 1: List of tasks

2.5 Domain of use

By accurately measuring respiration rate and heartbeat of a human subject, VSD radars can be of great advantages in medical applications to constantly monitor patients, such as infants and elderly in their hospital rooms as well as in their homes. Non-contact detection technology eliminates the need of wired sensors attached to the patient, therefor no disturbance or discomfort is caused to the subject while taking measurements. Many studies have been lead in this matter such as tumor tracking in cancer radiotherapy [3] and vital sign monitoring inside an office or an automobile [4], [5] using Doppler radar technology.

Nowadays, some smartphones are capable of reproducing such a Doppler effect. This would mean that human vital sign detection and measurement is possible from a commonly used device, reducing device transit time and cost. In [6] a non-contact cardiopulmonary detection method in natural disaster rescue relief, based on the use of frequencies and antennas that are similar to current smartphone-like devices is explored. This research matter has a lot of potential as smartphone technologies are increasing drastically and these devices are commonly used worldwide.



3 Architectures

3.1 Principal components

Oscillators This component generates an electronic wave signal at a desired frequency. It is used to create the radio frequency and the intermediate frequency in a DRS. Oscillators can be voltage controlled (VCO) or crystals, where the signal originates from a quartz crystal using the Piezoelectric effect.

Mixers The frequency mixer is used to multiply two signals with each other. If these signals have sinus forms, the output is sum and difference of the two input frequencies. The output signal of unbalanced mixers consists of the mixed product signal as well as both input frequencies. Balanced mixers only make the output contain one of the entering signals. Real mixers produce sum and difference of the two input frequencies while complex mixers only add them together.



Figure 10: Mixer upconversion and downconversion frequency spectrum

Amplifiers Low-noise amplifiers (LNAs) increases the power of the selected signal while adding as little noise and distortion as possible. These components are characterized by their gain and their Noise figure (NF).

Filters Used to emphasize signals in a particular frequency range while rejecting or suppressing those in the undesired frequency range. Filters can attenuate higher frequencies (low-pass filter) or lower frequencies (high-pass filter) than a desired frequency. Band pass and band stop filters suppress frequencies outside and inside a specified band respectively.

Analog to digital converters ADCs transform analog electrical signals into digital impulses in order to process the collected data by a microcontroller. This component is characterized by its sampling rate, which should be faster than the input frequency and its signal-to-noise ratio (SNR).



Figure 11: Symbols of Oscillator, Mixer, Amplifier, Filter and ADC



3.2 Receiver Architecture

The transmitter from a wireless RF system has simple tasks to accomplish, thus its circuitry remains basic. The receiver architecture on the other hand adapts various designs suitable for specific applications. The most commonly used architectures are briefly presented below.

3.2.1 Heterodyne

The most commonly used receiver in wireless radar systems is the super-heterodyne architecture invented by Armstrong in 1917, Fig. 12. The transmitted RF signal is the up-mixing product of a defined intermediate frequency with a local oscillator. Both signals serve to downconvert the returned signal in the receiver.



Figure 12: Block diagram of heterodyne architecture

The first preselection filter removes out-of-band signal energy and partially rejects image band signals from the received RF signal before being amplified by the low-noise amplifier to suppress the contribution of noise from the following stages. A band-pass image reject filter (IR) attenuates the image frequency effects coming from LNA. The filtered signal is then downconverted from RF frequency to IF frequency in the first mixer using the output of the LO. After this stage, another IR filter selects the desired channel by rejecting undesired IF bands and the signal is demodulated and downconverted to direct current (DC) by mixing In-phase (I) and Quadrature (Q) components with the IF frequency source used in the transmitter. Low-pass filters (LPFs) serve as channel reject filters as well as anti-aliasing functionalities. The I/Q signals are finally converted to the digital domain to retrieve the desired information through data processing.

For this front-end architecture the carrier frequency is equal to $f_c = f_{IF} + f_{LO}$ and the phase noise $\phi(t) = \phi_{IF}(t) + \phi_{LO}(t)$. Then the transmitting and the receiving signals can be presented as the equations seen in section 2.1.4. After mixing the local oscillator frequency with the filtered received radio frequency, the signal at point c including the phase shift θ_0 at the reflection surface can be analyzed as

$$R_{IF}(t) = f_{LO}(t) - R_{RF}(t) = A(t)\cos\left[\frac{4\pi d_0}{\lambda} + \theta_0 + \frac{4\pi x(t)}{\lambda} - 2\pi f_{IF}t - \phi_{IF}(t - \frac{2d_0}{c}) + \phi_{LO}\frac{2d_0}{c}\right]$$

According to range correlation $\phi(t - 2d_0/c) \approx \phi(t)$, then the demodulated and to baseband downconverted I/Q components on point d can be written as

$$I(t) = A(t)cos\left[\frac{4\pi d_0}{\lambda} + \theta_0 + \frac{4\pi x(t)}{\lambda}\right]$$
$$Q(t) = A(t)sin\left[\frac{4\pi d_0}{\lambda} + \theta_0 + \frac{4\pi x(t)}{\lambda}\right]$$

Fig. 13 illustrates the frequency spectra of the transmitted RF signal produced by mixing IF and LO frequencies as well as of the received signal with a positive Doppler shift. The frequency spectra of the signals at IF and baseband after being mixed with the initial LO and the IF source respectively are also displayed.



Figure 13: Frequency spectra of a) transmitted RF b) received RF c) signal downconverted to IF d) signal downconverted to DC

This architecture is adopted in most microwave systems as the IF frequency is fixed and reduced from high frequencies, optimizing the components power consumption and increasing their availability in low-cost. Additionally the heterodyne receiver can ensure good level of sensitivity, frequency stability and selectivity. Unlike homodyne architectures, DC-offset problems are absent in this structure. However this design presents some substantial disadvantages, like difficulties to eliminate undesired image frequency with image rejection filters and the need of high performance oscillators to reduce phase noise.

Hes·so//



3.2.2 Zero-IF

Also known as homodyne or direct conversion receiver, the zero-IF architecture, shown in Fig. 14, is a simplified version of the heterodyne structure. It consists of one microwave signal source which generates the transmitted RF frequency and downconverts the received signal directly to baseband.



Figure 14: Block diagram of a zero-IF architecture

The received signal is selected at RF by a band-pass filter and then amplified by an LNA, as in the previous architecture. Next the output signal is directly downconverted from the carrier frequency to DC by two mixers with a delay of 90° between them to achieve I/Q demodulation. Quadrature downconversion is required for frequency and phase modulated signals to avoid loss of information, because in general the two side-bands of the RF spectrum are different. Low-pass filtering is applied in the baseband to suppress nearby interferes and select the desired channel. The baseband signal is finally converted to the digital domain and proceeds to DSP.

Similar to the heterodyne architecture, the baseband in-phase and quadrature signals for the homodyne receiver are

$$I(t) = A(t)cos\left[\frac{4\pi d_0}{\lambda} + \theta_0 + \frac{4\pi x(t)}{\lambda}\right]$$
$$Q(t) = A(t)sin\left[\frac{4\pi d_0}{\lambda} + \theta_0 + \frac{4\pi x(t)}{\lambda}\right]$$



Fig. 15 shows the frequency spectra of the transmitted microwave signal, of the received signal with a positive Doppler shift and of the signal at baseband after being mixed with the initial LO.



Figure 15: Frequency spectra of a) transmitted RF b) received RF c) signal downconverted to DC

Direct conversion provides several advantages compared to the other architectures. Its simple implementation demands less hardware, especially image reject filters (IR) are not required because no image problem are present. The main advantage of a homodyne system is range correlation resulting in cancellation of the oscillator phase noise. Despite its simplicity, this architecture includes problems as DC offset and LO leakage. Flicker noise created from direct downconversion to DC and baseband amplification can be of great concern when the produced Doppler shift is inside the 1/f noise range as seen in Fig. 16, making it impossible to filter unwanted frequencies and extract desired data.



Figure 16: Frequency spectrum of downconverted signal with flicker noise



3.2.3 Low-IF

Another common architecture is the low-IF receiver, Fig. 17, which is a mixture between the heterodyne and the homodyne designs. Intermediate frequency and radio frequency are mixed together to create the transmitted signal. Only the local oscillator is applied on the returned signal for quadrature mixing and downconversion to low-IF.



Figure 17: Block diagram of a low-IF architecture

Like zero-IF receiver, this architecture requires a channel-selection IR filter and a LNA at RF. After the first stage, all RF channels are complex mixed and downconverted to a fixed low IF instead of zero IF before passing through a low-pass filter. In order to eliminate the negative effects from frequency image an image suppression mixer is implemented either in analog or digital domain.

As for the heterodyne architecture, the carrier frequency is equal to $f_c = f_{IF} + f_{LO}$, thus the transmitting and the receiving signals can be presented as seen previously. After demodulation and downconversion to intermediate frequency, by using the range correlation simplification $\phi_{IF}(t - 2d_0/c) \approx \phi_{IF}(t)$ and $\phi_{LO}(2d_0/c)$ being neglected, the I/Q signals can be presented as

$$I(t) = A(t)\cos\left[\frac{4\pi d_0}{\lambda} + \theta_0 + \frac{4\pi x(t)}{\lambda} + 2\pi f_{IF}t - \phi_{IF}(t)\right]$$
$$Q(t) = A(t)\sin\left[\frac{4\pi d_0}{\lambda} + \theta_0 + \frac{4\pi x(t)}{\lambda} + 2\pi f_{IF}t - \phi_{IF}(t)\right]$$



Fig. 18 illustrates the frequency spectra of the transmitted RF signal produced by mixing IF and LO frequencies and of the received signal before as well as after being downconverted from RF to low-IF frequency in the receiver.



Figure 18: Frequency spectra of a) transmitted RF b) received RF c) signal downconverted to IF

Low-IF receivers architecture is similar to the homodyne and the heterodyne structure, however they present unique advantages and disadvantages. Due to the upconversion mixer, low-IF designs have to consider image suppression to reject unwanted symmetric frequencies. Since the IF frequency is not located at baseband, DC-offset is not an issue and flicker noise is absent in the measured frequency range, yet the ADC power consumption and cost is increased because a higher sampling rate is necessary to convert the non-zero IF frequency.



4 Hardware

4.1 Structure

Receiver architecture From the previous chapter the low-IF design is chosen for this miniaturized Doppler radar sensor for multiple reasons. As heartbeat and respiration have high sensitivity, meaning small frequencies and amplitudes, they generate a Doppler effect close to the emitted radio frequency. If the received signal is downconverted to baseband, as in direct conversion architectures, DC offset issues appear and the desired frequencies to analyze would be located in the flicker noise zone hence giving wrong measurements (as seen previously in Fig. 16). The low-IF receiver eliminates DC offset and avoids the region of highest flicker noise in the mixer output. Furthermore, by using the same source LO for the transmitted signal as for the downconversion of the received signal, the information about the periodic target motion can be demodulated. In this case the phase noise of the receiving signal and the LO is correlated proportional to the time delay between these two signals and thus the target range. This is called range correlation and is of great interest in vital sign detection since the phase noise in the low frequency range of heartbeat and respiration rate is very high. In a low-IF system the null point and I/Q channel imbalance problems are solved. The intermediate frequency is low enough to be digitized directly, the trade-offs are that this system requires high resolution, faster sampling ADCs and signal processing is heavier.

Carrier frequency As mentioned in the description of the project, the system is suggested to be designed based on highly integrated 60GHz ISM band transmitter and receiver. This carrier millimeterwave frequency allows a higher sensitivity to small movements by the target and a range detection of a couple of meters. Another advantage is the reduction of the antennas size allowing a miniaturized DRS design. However, vital sign detection consists of measuring two close-frequency signals with considerable amplitude difference, making it difficult to distinguish them. In order to improve the detection accuracy of heartbeat and respiration rate simultaneous analysis, complex phase demodulation algorithms have to be implemented in signal processing.





Figure 19: Miniaturized Doppler radar structure block diagram

The block diagram in Fig. 19 shows the structure chosen for the miniaturized CW Doppler radar. It consists of a transmitter and a receiver chip working with the same reference clock, established by a waveform generator and a clock translator, in order to achieve a coherent low-IF system. A RF transceiver, driven by a second external oscillator, downconverts the IF provided by the receiver to a lower intermediate frequency which can then be directly digitized by the internal ADCs of the microcontroller. The programmable MCU manages the chips using SPI and can communicate with external devices via a micro USB interface or via Bluetooth by plugging a Bluetooth module to the board. All the datasheets of the components used for this PCB figure in the appendices.



4.2 Main components

ID	Device	Manufacturer	Function
1	HMC6300	Analog Devices	Transmitter
2	HMC6301	Analog Devices	Receiver
3	MAX2831	Maxim Integrated	IF Downconverter
4	STM8L	ST Electronics	Microcontroller unit
5	AD9833	Analog Devices	Waveform Generator
6	AD9550	Analog Devices	Clock Translator
7	CP2102	Silicon Labs	USB-to-UART Bridge

Table 2: Main components used in the DRS

4.2.1 Transmitter & Receiver

The IC chips HMC6300 and HMC6301 are complete millimeterwave transmitter and receiver operating from 57 to 64 GHz. The chips are packaged in a wafer level ball grid array (WLBGA) compatible to standard surface mount technologies on PCBs.

A frequency synthesizer covers the RF in 250, 500 or 540 MHz steps with low phase noise that can support modulations of up to at least 64 QAM. The Output provides up to 16 dBm linear power, while an integrated power detector monitors the output power so it does not exceed the regulatory limits. The chips offer either analog control or digital control of the IF and RF gains. All functions are controlled via a Serial Peripheral Interface (SPI). Figures 20 & 21 illustrate the functional block diagrams of these two chips from their datasheets located as appendices.



Figure 20: Functional block diagram of the transmitter chip HMC6300

Transmitter The integrated synthesizer consists of a voltage controlled oscillator (VCO), regulated by an on-chip phased locked loop (PLL) in order to obtain a low phase noise LO frequency. Half of that frequency is then complex-mixed with I/Q baseband signals, filtered and amplified. Finally the IF signal is upconverted to RF frequency between 57 and 64 GHz by using three times the LO frequency. Further filtering and amplification provide gain allowing differential output power with 22dB of variable gain. In single-ended configuration the output power includes 19dB of variable gain by disabling half of the power amplifier.



Figure 21: Functional block diagram of the receiver chip HMC6301

Receiver The received signal is provided with 20dB of variable gain using a single-ended LNA input. Instead of being upconverted, the RF is downconverted exactly the same way as in the transmitter to achieve the desired IF frequency at the differential quadrature outputs of the chip.

The step size of the synthesizer is proportional to the reference clock by 3.5. With a crystal of 71.42857MHz, the step size at RF equates to 250MHz. In this DRS a frequency of 70MHz is chosen for both chips in order to acquire a step size of 245MHz. With this configuration it is possible to obtain an IF of 2.45GHz at the output of the receiver to match the input frequency range of the subsystem downconverter. A DC signal is applied to the transmitters quadrature baseband inputs to exploit a single-sideband (SSB) transmission. Only the in-phase outputs of the receiver are used for further downconversion. Both ICs are regulated by the microcontroller writing to or reading from the register arrays using SPI.



4.2.2 Downconverter

The component used for the second IF downconversion is a single-chip, low-power, fully integrated RF Transceiver MAX2831 operating in the 2.4GHz to 2.5GHz band. As the MAX2831 is not exploited as a full transceiver, only the necessary pins and parts of the chip are operated to downconvert the 2.45 GHz output IF signal coming from the HMC6301.

The receiver part of this IC chip integrates an LNA and variable gain amplifier (VGA) with a 95dB digitally programmable gain control range, direct-conversion downconverters, I/Q baseband low-pass filters with programmable LPF corner frequencies, analog received signal strength indicator (RSSI), temperature sensor, Rx I/Q error-detection circuitry and integrated DC-offset correction circuitry. The block diagram with typical operating circuits (taken from the datasheet) is shown in Fig. 22.



Figure 22: Block diagram of the transceiver chip MAX2831



A 3-wire SPI interface manages the programming of 16 registers containing 18 bits. These registers control LNA gain, baseband VGA, low-pass and high-pass filter corner frequencies, as well as adjustments of the common-mode output voltage and the information delivered by the RSSI output pin. For this radar system, the RSSI output is programmed to deliver an analog output voltage proportional to the received signal strength. In order benefit from the data of this signal, it is converted to digital domain in the MCU. The chip includes various modes of operation controlled by logic-input pins RXTX and SHDN. Shutdown mode allows the SPI registers to be loaded and Receive mode enables the receiver part of the IC. Other modes are described in the datasheet of the component (see appendices).



4.2.3 Microcontroller

In order to achieve the lowest power consumption, a microcontroller from the STM8L series is selected for this DRS. The STM8L151R8 includes 2 serial peripheral interfaces which provide half/full duplex synchronous serial communication with external devices and 3 universal synchronous and asynchronous receiver-transmitter (USART) interfaces used for data transmission between the board and an external PC via micro USB or Bluetooth. Furthermore, 54 individually configurable general purpose input/output (I/O) ports can be used for data transfer between the IC chips on the PCB. With an inbuilt 12-bit ADC containing up to 28 channels, it is possible to directly convert the downconverted I/Q signals for information extraction. Single wire interface module (SWIM) allows non-intrusive real-time in-circuit debugging and fast memory programming of the microcontroller. The chips pin connections to the other components on the board is shown in Fig. 23.



Figure 23: MCU pin connections



The device requires an external power supply chosen at 3.3 volts as well as ground connections. A 12MHz external crystal oscillator is used to drive the system clock through the OSC pins. SWIM and NRST ports serve for direct access to the debugging module and memory programming. For this design, the 5 first ADC channels manage the RSSI output and the differential I/Q outputs provided by the IF downconverter.

Transmitter and receiver share the same serial interface lines, as a write operation row includes the chips individual address. However for reading operations each component requires its own transmission line. General purpose I/O ports are used for the transmitter and receiver SPI lines as well as for programming the registers of the IF downconverter and the 3-wire serial interface of the reference clock generator chip. All the processed data is transferred via an USB to UART bridge or a Bluetooth module to a computer with the Tx and Rx ports on the STM8.


4.2.4 Oscillators

Transmitter and Receiver reference clock In order to minimize precision inaccuracies of the upconverted RF signal emitted by the HMC6300 and downconversion of the received signal by the HMC6301, both devices use the same reference clock. This will also contribute to coherence between the two chips. Furthermore, the reference clock of 70MHz is generated by a PLL based clock translator, a programmable waveform generator and a temperature compensated crystal oscillator (TCXO) as seen in Fig. 24.



Figure 24: Components structure generating the reference clock

The TCXO delivers a stable frequency clock to the programmable waveform generator. The chip is capable of producing an 28-bit resolution output frequency up to 12.5MHz. With a crystal of 25MHz, resolution of 0.1Hz can be achieved. For this application, the AD9833 is programmed via the 3-wire SPI to output a frequency of 1.8436 MHz. This value is adopted for the clock translator in order to obtain two differential reference clocks at the exact frequency for the transmitter and the receiver chips. The output frequencies of the AD9550 are controlled by hardwired selection pins which set the prescalers, frequency dividers and multipliers as well as the PLL configurations. Fig. 25 demonstrates the input clock path and the corresponding selection pins logic states of the chip. For a Logic 0 the pin is connected to the ground while an open connection is decoded as logic 1. Further information on the frequency translation ratio from the reference input to the output of this chip can be found in the AD9550 datasheet located in the appendices.



Figure 25: Input clock path with set pin logic and translation values



IF receiver crystal For the reference clock of the MAX2831 chip, another SiT5000 TCXO is used with a frequency of 40MHz corresponding to the RF transceivers reference frequency range. The oscillator is AC coupled to the XTAL analog input.

MCU oscillator To drive the master clock of the microcontroller, the high speed external clock signal (HSE) is generated by a surface mount crystal resonator delivering a frequency of 12MHz. Together with its load capacitors, the oscillator is placed as close as possible to the oscillator (OSC) pins in order to minimize output distortion and start-up stabilization time.

4.2.5 Micro USB and Bluetooth

Retrieved and converted information of the Doppler shift in the frequency response is transferred to an external computer for data processing either through micro USB connection or by a Bluetooth module directly plugged on the sensor PCB.

Micro USB The USB interface provides a power supply of 5V for every LDO, i.e., the power supply for the entire board. In order to convert the transmitter (Tx) and receiver (Rx) signals from the USART of the microcontroller to USB data for the micro USB connector, a single-chip USB-to-UART Bridge controller is implemented. The CP2102 is a simple solution for updating RS-232 designs to USB using a minimum of components and PCB space. The datasheet of this component can be found in the appendices. In the case where this type of data transmission is utilized, the board is connected to the computer by a simple USB cable.

Bluetooth module For this choice of data transmission, an external portable battery is connected to the micro USB on the board port to supply all the components. The Bluetooth module HC05 is plugged onto the connector on the PCB meant for that purpose. The connector is directly coupled to the USART transmitter and receiver pins of the microcontroller. For more information about this Bluetooth module, refer to its datasheet in the appendices.



4.2.6 Power management

Different voltages and maximum current consumption are required by most of the chip components and therefore low dropout regulators (LDOs) are implemented for all the necessary supply voltages on the PCB. These chips use the power supply delivered from the USB connector as input voltage. A list of the LDO devices used on the sensor board is represented in Table 3.

ID	Device	Output Voltage	Max current
1	ADM7172	Adjustable	2A
2	ADP7118	Adjustable	200mA
3	AMS1117	$3.3\mathrm{V}$	1A

Table 3: LDOs used in the DRS

The only fixed output voltage is a standard value of 3.3 Volts. As for all the other supply values, they are adjusted from a 1.2V output with an external voltage divider. In the divider, the two resistors are determined according to the following equation from the ADP7118 and ADM7172 datasheets. Resistor R2 should have a value of less than $200k\Omega$ in order to minimize errors in the output voltage. In Table 4, every LDO is listed with its output voltage and the maximum current consumption of the supplied chips.

$$V_{OUT} = 1.2V(1 + R1/R2) \tag{6}$$

ID	Device	Voltage	Chip supply	Max current
1	ADM7172	4V	Transmitter	58mA
2	ADM7172	$2.7\mathrm{V}$	Transmitter	277mA
3	ADM7172	$2.7\mathrm{V}$	Receiver	300mA
4	ADP7118	$1.35\mathrm{V}$	Transmitter	11mA
5	ADP7118	$1.35\mathrm{V}$	Receiver	1mA
6	ADP7118	2.85V	IF Downconverter	200mA
$\overline{7}$	AMS1117	$3.3\mathrm{V}$	IF Downconverter	100mA
8	AMS1117	3.3V	Multiple	340mA

 Table 4: Implemented voltage sources on the board



4.2.7 Antenna

One of the most crucial elements in a radar sensor like this one is the antenna. It allows the transmission and reception of a precise frequency signal with the required distribution and efficiency. The antennas performance primary depends on its gain which is the ratio between the energy propagated in the target direction compared to the energy propagated by an identical isotropic antenna. Type, size, shape and orientation of the antenna characterize the design and effectiveness of a system. These properties are determined according to the carrier RF frequency as well as the desired radiation pattern.

For this Doppler radar system, the antenna for transmitting and receiving 60GHz millimeterwave signals is a 4x1 series fed rectangular patch array antenna. Every element has the same dimensions based on the antennas optimal performance. The patch elements are connected using microstrip lines. Transmitter antenna and receiver antenna are integrated on the DRS board, positioned parallel and opposite from each other. The radiating patch is made up of a conducting material, in this case gold. A specified dielectric substrate separates the antenna layer with the ground plane of the PCB. Shown in Fig. 26 are the dimensions of the 4-element patch array designed by Dr. Ma Chao for this specific sensor.



Figure 26: Antenna design dimensions



4.2.8 Power consumption

The DRS board is power supplied by an external portable battery, usually used to charge smartphones, it is capable of delivering 5V and a current of up to 2A. In order to reduce the size and weight of this battery, the power consumption of each chip should be implemented as low as possible without affecting the sensor performance. Based on the datasheets in the appendices, a list of maximum power consumption for every IC on the PCB is created and represented in Table 5.

ID	Device	Max power
1	AD9550	450 mW
2	AD9833	$12.65~\mathrm{mW}$
3	ADM7172	43.5 mW
4	ADP7118	$1.6 \mathrm{mW}$
5	AMS1117	55 mW
6	CP2102	130 mW
7	HC05	15 mW
8	HMC6300	992 mW
9	HMC6301	820 mW
10	MAX2831	900 mW
11	SiT5000	$109~\mathrm{mW}$
11	STM8L	$264~\mathrm{mW}$
	Total	$3.79 \mathrm{W}$

Table 5: Maximum power consumption on the board

Miniaturized DRS for non-contact VSD



4.3 PCB

4.3.1 Schematics

All the components placed on the PCB board are connected together as seen previously, using Cadence to create the schematics. Passive components, i.e. resistors and capacitors, are implemented as external filters, voltage dividers and decoupling capacitors. The circuitry and value of these components are based on equations seen previously (6) and schematics from existing evaluation boards.



Figure 27: Schematics block structure

Fig. 27 shown above, is the block structure describing the signal distribution and connections between each part of the PCB. The PDF version of the schematics including bill of materials can be found in the corresponding appendices 4.3.1.

4.3.2 Layout

The printed circuit board consists of 4 layers and is minimized to a size of 58x50mm. Table 6 describes the layout cross section where thickness is given in mm. Every layer is available in the layout file in Appendix 4.3.2. Via arrays, connected to the ground, are positioned under potential heating chips to create thermal dissipation, i.e. the RF transceiver MAX2831, the clock translator AD9550 and the USB bridge CP2102. Decoupling capacitors are placed as close as possible to each supply pin to achieve their best performance.

Miniaturized DR	5 for	non-contact	VSD
-----------------	-------	-------------	-----



ID	Layer	Material	Thickness
1	Top	copper	0.03048
2	Substrate	FR-4	0.2032
3	Power	copper	0.03048
4	Substrate	FR-4	0.2032
5	GND	copper	0.03048
6	Substrate	RO4350B	0.101
7	Bottom	copper	0.018

Table 6: Layout cross section

Top Layer The STM8L microcontroller with its crystal is placed on the top layer along with all the voltage regulators powered from the USB parts. Additionally, two J4 connectors are arranged on this layer for the SWIM communication and the Bluetooth module. A net plane ensures proper ground connection for every component.

Intermediate Layers A power plane distributes the corresponding voltage supplies to every part on both sides of the board. On this plane are also a few signal lines, i.e. SPI lines for transmitter and receiver. The second intermediate layer is used as the ground plane, located right before the bottom layer to assure isolation between the radiating antenna patch arrays and other chips.

Bottom Layer All the RF components are placed on the bottom layer, i.e. both transmitter and receiver chips with their antennas placed opposite from each other as well as the ICs in charge of generating the reference clock. In this way, no high frequency lines have to go through vias and are as short as possible in order to avoid signal disturbances.



Figure 28: PCB top layer (left) and bottom layer (right)



5 Software

5.1 MCU Software

The microcontroller software principal function is to control the ICs on the board in order to ensure the correct frequency and downconversion settings. Then it retrieves and converts the sensor information to transfer the data for further signal processing. The entire code of the software is located as appendix 5.1.1 to this document.

5.1.1 Software Architecture

The flash memory of the STM8 microcontroller is loaded with the software. A C program is used in order to send and receive the necessary information through predefined ports. The main class calls external functions from hardware and hardware abstraction layer (HAL) to initialize the MCU and to program the ICs registers by using SPI simulations. In the while loop, ADC measurements and data transfer is executed. Figure 29 is a package diagram showing how each class is connected and called from the main layer.



Figure 29: Software architecture package diagram

5.1.2 Register programming

At launch of the code, the hardware components of the MCU used in this software (shown in Figure 29) are initialized and set to operate for the desired applications. After this, the chips located on the board are configured to their specific settings. For each device, a 3-wire SPI Interface is simulated on the corresponding ports in order to load data bits into the programmable registers. These data arrays are chosen based on multiple datasheets (see sources and appendices) where the instructions of each register array and the SPI timing diagrams are described. A table in appendix 5.1.2 lists all the determined register arrays for each programmed component. The proper functioning of this implemented SPI simulation code is verified in the debug report also located at the end of this document.



5.1.3 Data conversion

Received and downconverted differential I/Q signals input the microcontroller over the ADC pins channel 1 to channel 4. In order to sample these four signals conveniently, single mode is used to convert each channel separately and store the data on a rolled buffer. The sampling time for an ADC channel is determined by a number of clock cycles, in this case 48 corresponding to approx. 3 ms. After the conversion of all four channels, the extracted data stored in the buffer is sent via UART to the Bluetooth module and micro USB port. Figure 30 below demonstrates how the I/Q signals are sampled and converted.



Figure 30: I/Q signals ADC sampling

Bluetooth or USB transmission transfers the conversion data to a DSP software on PC. Further data processing allows linearized, distance-independent Doppler phase demodulation as well as respiration and heartbeat spectra retrieving by introducing algorithms and filters. The DSP software is collected from previous vital sign detection projects.



6 Experiments

6.1 PCB Debug

This part summarizes the debugging process i.e. the problems encountered and the solutions applied on hardware and software. The DRS PCB debug protocol, situated in appendix 5.1.2, describes each step conducted in order to assure the proper functioning of the VSD sensor.

6.1.1 Hardware

On the data port of the IF downconverter no output could be measured. The microcontroller pin on which this signal was assigned to had a I2C1 data function and could not be configured as an push-pull output. In order to send data bits to the MAX2831, the port connection had to be modified on the board layout. As a temporary solution, a wire is placed to the newly assigned pin. The software is edited to match with the hardware implementation.

On the output of the programmable waveform generator no frequency is detected. A wrongly implemented capacitor was creating a low pass filter, thus cutting off the desired output frequency. By removing this capacitor from the board, the waveform is generated correctly without causing further issues.

The voltage amplitude ranges of the waveform generator output and the frequency translator input were not correlating, causing no sine reference clock for both transmitter and receiver. A voltage amplifier is implemented and placed between the AD9833 and AD9550 to increase the waveform amplitude.

Another hardware problem prevented the clock translator to output the correct frequency. Unfortunately no solution was found in time to fix this issue.

6.1.2 Software

Apart from the pin change, no other modifications had to be applied to the software for now.



7 Conclusion

7.1 Work summary

Final product The work presented at the end of this project consists of a final PCB design including all the components necessary to implement a functional miniaturized continuous-wave Doppler radar sensor for human non-contact vital sign detection. The on-board microcontroller is loaded with a simple software capable of configuring the sensor to its proper characteristics and specifications. It also controls retrieving, conversion in digital domain and further transmission of the Doppler shift data in order to achieve accurate measurements.

Summary First, the Doppler effect and its use in velocity censoring has been studied to understand the principal mechanism of this type of radar system. With these information, a general block diagram is drawn along a brief design description of the DRS. Furthermore, objectives and tasks have been determined to detail and organize the work more accurately. By looking carefully at existing Doppler sensors and research efforts about this matter, the architecture and carrier frequency ideally adapted for vital sign detection is chosen. After setting these proper specifications of the project, the components used on the PCB are chosen correspondingly and the schematics as well as layout are drawn. The MCU software is written based on previous projects using the same microcontroller family. The proper functioning of every part in this project has been tested and encountered problems are partially solved.

Structure The carrier frequency in the 60GHz ISM-band allows long-range detection and greater sensitivity to small movements of the target. This feature is important as heartbeat and respiration displacements only covers a few millimeters. Additionally, to avoid flicker noise and null point issues, an low-IF architecture is adapted. In order to use the micro-controller integrated ADCs, an intermediate frequency of 1kHz is chosen. With this method the I/Q signals, containing the Doppler shift information, can be sampled, converted and reconstructed in data processing.

Objectives The electronic and mechanical objectives fixed at the beginning of the project have been fulfilled. By using the STM8L and other low-power components, the power consumption of the system is kept as low as possible so that the system can be supplied by a single small, longer lasting battery connected to the micro USB port. The entire radar sensor is packed on a 4 layers PCB board of 58x50mm dimensions including a pair of patch array antennas. Its miniaturized size allows the DRS to be placed discreetly and according to its best performance. As for the data processing objectives, no experiments can confirm the precision of the existing algorithms. However by observing the results from other similar projects using the same data processing methods [7], it can be concluded that, with specific modifications of the algorithms and filters, the measurements for this sensor would be accurate enough to properly identify human vital signs.



Tasks All the main objectives and tasks have been accomplished. At the end, a few steps were missing for the finalization of the project. These tasks will be completed in a future project. Additionally, the board can be used for various other purposes. This is further discussed in the next section.

7.2 Future tasks

As there was not enough time left to finish debugging the PCB and software entirely, these tasks will be reported to the continuation of the project. Once the board is fully debugged and properly functioning, existing algorithms and filters can be used to extract heartbeat and respiration rate from the converted data provided by Bluetooth transfer. The value of the intermediate frequency can be adjusted to work ideally with the signal conversion by the microcontroller. Finally, various tests and comparisons can then be executed to demonstrate accurate non-contact detection of human vital signs.

Alternatively, this board can be used for other applications as the carrier frequency is wide in range and permits the detection of targets with limited movements. The intermediate frequency can be adapted to suit perfectly the estimated Doppler shift of the moving object. A future project using this continuous wave Doppler radar is the classification and detection of unmanned aerial vehicles (UAVs), i.e. distinguishing drones from birds, planes or helicopters as considered in [8]. Furthermore the UAVs physical specifications can be measured using micro-Doppler signature as seen in [9] where number of blades, blade length and rotations per second is automatically estimated by an algorithm.



Date and Signature

Marcel Balle

Signature

Date



References

- [1] WOLFF Christian. Radar basics: Classification of radar sets, radar frequency bands. *Radartutorial.eu*, 2014.
- [2] GHOSE Debasish. Navigation, guidance and control. *NPTEL COURSE*, pages 30–33, 2014.
- [3] Changzhan Gu, Ruijiang Li, Hualiang Zhang, Albert YC Fung, Carlos Torres, Steve B Jiang, and Changzhi Li. Accurate respiration measurement using dc-coupled continuouswave radar sensor for motion-adaptive cancer radiotherapy. *IEEE Transactions on biomedical engineering*, 59(11):3117–3123, 2012.
- [4] Travis Hall, Nicholaus A Malone, Jerry Tsay, Jerry Lopez, T Nguyen, Ron E Banister, and DY C Lie. Long-term vital sign measurement using a non-contact vital sign sensor inside an office cubicle setting. In Engineering in Medicine and Biology Society (EMBC), 2016 IEEE 38th Annual International Conference of the, pages 4845–4848. IEEE, 2016.
- [5] MS Rabbani and H Ghafouri-Shiraz. 60 ghz microstrip antenna for remote vital sign monitoring in automobile applications. 2017.
- [6] L Pham and PWC Prasad. An exploration of non-contact cardiopulmonary measurement using the smartphone in rescue relief events. In Advances in Electrical, Electronic and Systems Engineering (ICAEES), International Conference on, pages 258–263. IEEE, 2016.
- [7] Qinyi Lv, Lei Chen, Kang An, Jun Wang, Huan Li, Dexin Ye, Jiangtao Huangfu, Changzhi Li, and Lixin Ran. Doppler vital signs detection in the presence of large-scale random body movements. *IEEE Transactions on Microwave Theory and Techniques*, 66(9):4261–4270, 2018.
- [8] Pavlo Molchanov, Ronny IA Harmanny, Jaco JM de Wit, Karen Egiazarian, and Jaakko Astola. Classification of small uavs and birds by micro-doppler signatures. *International Journal of Microwave and Wireless Technologies*, 6(3-4):435–444, 2014.
- [9] Ashish Kumar Singh and Yong-Hoon Kim. Automatic measurement of blade length and rotation rate of drone using w-band micro-doppler radar. *IEEE Sensors Journal*, 18(5):1895–1902, 2018.



Sources

- $\cdot\,$ Stoehr, Martin D., and ISMRF PMTS. "RF Basics." PMTS, ISM-RF Strategic Applications.
- · Ghose, Debasish. "Navigation, Guidance and Control." NPTEL COURSE (2014).
- · Mirabbasi, Shahriar, and Ken Martin. "Classical and modern receiver architectures." IEEE Communications Magazine 38.11 (2000): 132-139.
- Cruz, Pedro, Hugo Gomes, and Nuno Carvalho. "Receiver Front-End ArchitecturesAnalysis and Evaluation." Advanced Microwave and Millimeter Wave Technologies Semiconductor Devices Circuits and Systems. InTech, 2010.
- \cdot Schematics HMC6350EK
- $\cdot\,$ Datasheet MAX2831 Evaluation Kit
- $\cdot\,$ Datasheet AD9833 Evaluation Board User Guide
- $\cdot\,$ Datasheet Programming the AD9833
- · Schematics STM8L Discovery
- $\cdot\,$ Reference manual STM8
- \cdot Application note ADC STM8L



Appendices

Components

- 4.2.1 Datasheet HMC6300 Transmitter
- 4.2.1 Datasheet HMC6301 Receiver
- 4.2.2 Datasheet MAX2831 Downconverter
- 4.2.3 Datasheet STM8L151R8 Microcontroller
- 4.2.4 Datasheet SiT5000 TCXO
- 4.2.4 Datasheet AD9833 Programmable waveform generator
- 4.2.4 Datasheet AD9550 Clock translator
- 4.2.4 Datasheet HC-49 Crystal resonator
- 4.2.5 Datasheet CP2102 USB-to-UART Bridge
- 4.2.5 Datasheet HC05 Bluetooth module
- 4.2.6 Datasheet ADM7172 LDO
- 4.2.6 Datasheet ADP7118 LDO
- 4.2.6 Datasheet AMS1117 LDO

PCB

- 4.3.1 Schematics SENSOR
- 4.3.1 Bill of materials
- 4.3.2 PCB Layout

Software

- 5.1.1 MCU Software code
- 5.1.2 HAL Register arrays data
- 5.1.2 DRS PCB Debug











	Bill Of Materials				
Item	Quantity	Reference	Part		
1	21	C1,C2,C3,C4,C6,C7,C12,C15,C17,C29,C33,C34,C42,C76,C78,C102,C104,C105,C106,C109,C116	100nF		
2	5	C8,C9,C32,C35,C115	10uF		
3	32	C10,C20,C22,C23,C24,C25,C26,C31,C36,C40,C41,C56,C59,C64,C69,C70,C73,C79,C81,C83,C84, C86,C87,C88,C89,C90,C92,C95,C96,C97,C98,C99	1nF		
4	5	C11,C68,C103,C113,C114	1uF		
5	9	C13,C37,C44,C45,C46,C47,C51,C61,C77	100pF		
6	12	C14,C27,C38,C39,C57,C58,C62,C65,C74,C101,C111,C122	10nF		
7	6	C19,C21,C60,C63,C91,C93	2.2uF		
8	1	C43	68pF		
9	1	C48	2.2nF		
10	1	C49	100F		
11	1	C52	18pF		
12	6	C53,C55,C67,C72,C80,C82	4.7uF		
13	1	C54	33pF		
14	1	C100	100uF		
15	2	C117,C118	470nF		
16	1	C119	47nF		
17	2	C120,C121	20pF		
18	2	D1,D2	POWER		
19	1	J1	SWIM		
20	1	J2	BLUETOOTH		
21	1	L1	bead		
22	4	R3,R4,R18,R19	1k		
23	1	R5	3.3k		
24	4	R6,R11,R23,R26	2.4k		
25	1	R7	750		
26	1	R8	1.2k		
27	3	R9.R21.R24	0.05		
28	4	R10.R14.R25.R28	3k		
29	1	R12	270		
30	2	R13.R27	0.1		
31	3	B15.B37.B38	100		
32	2	R16.R29	24k		
33	1	R20	1.15k		
34	1	B22	5.6k		
35	1	R30	470		
36	1	B36	6.8k		
37	1	U1	STM8L151R8T3		
38	2	U2.U5	AMS1117-3.3V		
39	1	U3	HMC6301		
40	3	U4.U8.U12	ADP7118ACPZN		
41	1	U6	MAX2831		
42	3	U7.U10.U11	ADM7172ACPZ		
43	1	U9	HMC6300		
44	. 1	U13	microUSB		
45	1	U15	AD9833BRM		
46	1	U16	AD9550BCPZ		
47	1	U17	CP2102		
48	1	U18	CX3225SB		
49	2	U21,U22	ANTENNA		
50	1	X2	SiT8209AC-8		
51	1	X3	SiT5000		

ART FILM - TOP



ART FILM - POWER



ART FILM - GND





ART FILM - PAST_TOP





ART FILM - SOLD_TOP







ART FILM - SILK_TOP



60 GHZ DOPPLER RADAR SENSOR MARCEL ARE@ZJU 2018

ART FILM - SILK_BOTTOM



```
main.c - Printed on 9/5/2018 2:53:49 PM
```

```
#include "prohead.h"
 1
 2
 3
      #include "delay.h"
      #include "adc.h"
 4
      #include "hc05.h"
 5
 6
 7
      #include "ad9833.h"
 8
      #include "max2831.h"
 9
      #include "hmc630.h"
10
11
     #include "string.h"
12
     #include "math.h"
13
14
     u16 Buff = 1234; // ADC buffer
15
     u8 i, length = 0; // declare data length variable
      char temp[5]; // declare 'channel data' string variable
16
                       // declare 'all data' string variable
17
      char data[30];
18
19
     main()
20
    {
21
        _asm("rim");
                        // reset interrupts
22
23
       CLK_Init(CLK_F); // set clock frequency
24
25
        AD9833 init();
                        // ref clock setup
                         // IF downconverter setup
26
        MAX2831 init();
27
                         // Tx&Rx setup
        HMC630 init();
28
29
        UART_Init(); // setup blutooth communication
30
        ADC Init();
                         // ports & conversion mode
31
32
        while(1)
33
        {
34
         // measure on the correct channel
         ADC_On_SetChannel(1); // select the ADC channel
35
                                       // convert and store
36
         ADC_Get(&Buff);
                                      // convert num to char
// data length + ","
37
          sprintf(data, "%d", Buff);
38
          length = log10(Buff) + 2;
                                       // add coma for separation
39
          strcat(data,",");
40
41
         for(i=2;i<5;i++)</pre>
42
         {
43
           ADC On SetChannel(i);
                                       // select next ADC channel
44
           ADC Get(&Buff);
                                       // convert and store
45
           sprintf(temp, "%d", Buff); // convert num to char
            length = length + log10(Buff)+2; // update data length
46
47
           strcat(data,temp); // add conversion to all data
                                       // add coma for separation
            strcat(data,",");
48
49
          }
50
          strcat(data,"\r\n");
                                       // next line for next 'scan'
51
          // send all converted data to bluetooth module
52
         UART SendStringLenght(data, (length+2));
53
        }
54
      }
55
```

```
delay.c - Printed on 9/5/2018 2:54:09 PM
```

```
#include "delay.h"
 1
 2
 3
      volatile u8 fac us=0;
 4
 5
      // initialize clock
      void CLK Init(u8 clk)
 6
 7
      {
 8
       u8 div;
 9
       switch(clk)
10
       {
         case 16 : div = 0; break;
11
12
         case 8 : div = 1; break;
13
         case 4 : div = 2; break;
14
         case 2 : div = 3; break;
15
          default : div = 3; break;
16
       }
17
       CLK CKDIVR = div;
18
       if (clk > 4) fac_us = (clk - 4) /4;
19
       else fac_us = 1;
20
        delay_ms(1);
21
      }
22
23
      // microseconds delay
24
      void delay_us(u16 nus)
25
      {
26
     #asm
27
      PUSH A
      DELAY XUS:
28
29
      LD A, fac_us
30
      DELAY_US_1:
31
     NOP
32
     DEC A
      JRNE DELAY_US_1
33
34
     NOP
35
    DECW X
36
     JRNE DELAY_XUS
37
     POP A
38
      #endasm
39
      }
40
41
      // millisecond elay
42
      void delay_ms(u16 nms)
43
     {
44
       u8 t;
45
       if(nms>65){
46
         t=nms/65;
47
         while(t--)delay_us(65000);
48
         nms=nms%<mark>65</mark>;
49
        }
50
        delay_us(nms*1000);
51
      }
```

```
ad9833.c - Printed on 9/5/2018 2:55:08 PM
```

```
#include "ad9833.h"
 1
 2
3
      void AD9833 port(void) {
 4
       //set SPI ports as push-pull outputs
 5
        PD DDR |= SETBIT5; // RFSYNC (chipselect)
       PD CR1 |= SETBIT5;
 6
 7
 8
        PD DDR |= SETBIT6;
                           // RSCLK
9
        PD CR1 |= SETBIT6;
10
11
        PD DDR |= SETBIT7; // RSDATA
12
       PD CR1 |= SETBIT7;
13
14
        FSYNC SET;
                     // set chipselect high
       RSCLK CLR;
                     // set clock low
15
                    // clear data bit
16
       RSDATA CLR;
17
      }
18
19
     void AD9833_write(u16 data){
       u8 i;
20
21
       FSYNC CLR;
                    // set FSYNC low
22
       // SENDING DATA
23
       for(i=0;i<16;i++) {</pre>
                                  // bit selection data
24
                                  // set clock high
         RSCLK SET;
25
         if(data&((u16)1<<15)){ // compare selected bit MSBs first</pre>
                                  // set data bit logic 1
26
           RSDATA SET;
27
          }
28
         else{
          RSDATA CLR;
29
                                  // set data bit logic 0
30
          }
31
         RSCLK CLR; // set clock LOW to accept data bit
32
                      // shift for next bit comparison
         data<<=1;
33
        }
34
        FSYNC SET;
                     // set chipselect high
        RSCLK CLR;
                     // set clock low
35
                      // clear data bit
36
        RSDATA_CLR;
37
      }
38
39
     void AD9833 init (void) {
40
41
       AD9833 port();
42
43
       AD9833 write(0x2100); // Control register
44
        AD9833 write(0x4f16); // FreqReq 0 LSB
45
       AD9833 write(0x44b8); // FreqReq 0 MSB
       AD9833 write(0xC000); // PhasReq 0
46
       AD9833 write (0x2000); // Exit Reset
47
48
      }
```
```
max2831.c - Printed on 9/5/2018 2:54:19 PM
```

```
#include "max2831.h"
 1
      #include "delay.h"
2
3
4
      void MAX2831 port(void)
5
      {
 6
        //set SPI ports as push-pull outputs
7
       PG_DDR |= SETBIT4; // SHDN
8
       PG_CR1 |= SETBIT4;
9
10
       PG DDR |= SETBIT5;
                          // RXTX
11
       PG_CR1 |= SETBIT5;
12
13
       PG DDR |= SETBIT6;
                          // CS (chipselect)
14
       PG CR1 |= SETBIT6;
15
16
       PG DDR |= SETBIT7; // SCLK (clock)
17
       PG CR1 |= SETBIT7;
18
19
       PC DDR |= SETBIT5; // DIN (data)
20
       PC_CR1 |= SETBIT5; // changed to PC5
21
                  // set chipselect high
22
       CS SET;
23
        SCLK CLR; // set clock low
24
       DIN_CLR;
                  // clear data bit
25
26
       SHDN CLR; // shutdown mode
27
       RXTX CLR;
28
     }
29
30
     void MAX2831 write(u8 reg, u16 data)
31
     {
32
      u8 i;
                     // set CS low
33
       CS CLR;
34
35
      // SENDING DATA
36
       for(i=0;i<14;i++) {</pre>
                                 // bit selection data
                                 // set clock low
37
         SCLK CLR;
         if(data&((u16)1<<13)){ // compare selected bit MSBs first</pre>
38
                                 // set data bit logic 1
39
          DIN SET;
40
         }
41
         else{
42
          DIN CLR; // set data bit logic 0
43
         }
         SCLK_SET; // set clock high to accept data bit
44
45
         data<<=1;
                     // shift for next bit comparison
46
       }
47
       // SENDING REGISTER ADRESS
48
       for(i=0;i<4;i++) { // bit selection reg</pre>
49
                               // set clock low
50
         SCLK CLR;
51
         if(reg&((u8)1<<3)){ // compare selected bit MSBs first</pre>
                                // set data bit logic 1
52
          DIN SET;
53
         }
54
         else{
55
          DIN CLR; // set data bit logic 0
56
         }
57
         SCLK SET;
                      // set clock high to accept data bit
58
                      // shift for next bit comparison
         reg<<=1;
59
       }
       CS SET;
                      // set CS high
60
                      // set clock low
61
       SCLK CLR;
62
       DIN_CLR;
                      // clear data bit
63
      }
64
65
66
      void MAX2831 init(void)
```

Page 1

67

{

```
max2831.c - Printed on 9/5/2018 2:54:19 PM
```

68	MAX2831_port(); // set up SPI ports
69	
70	MAX2831_write(0,0x0740); // PLL mode
71	MAX2831_write(1,0x119a); // Lock-detect output select
72	MAX2831_write(2,0x1003); // recommended values
73	MAX2831_write(3,0x337a); // F/N main divider
74	MAX2831_write(4,0x1ff7); // F main divider
75	MAX2831_write(5,0x00a4); // LD enable & R divider
76	MAX2831_write(6,0x0020); // Tx/Rx calibration mode
77	MAX2831_write(7,0x1022); // Tx/Rx HP/LP corner frequencies
78	MAX2831_write(8,0x3421); // SPI, RSSI, LPF
79	MAX2831_write(9,0x07b5); // enable SPI programming
80	MAX2831_write(10,0x1da4); // first/second stage PA
81	MAX2831_write(11,0x007f); // LNA/VGA gain control settings
82	MAX2831_write(12,0x0140); // Tx VGA gain control
83	MAX2831_write(13,0x0e92); // recommended values
84	MAX2831_write(14,0x013b); // ref clock output/crystal fine tune
85	MAX2831_write(15,0x0545); // receiver I/Q output voltage
86	
87	SHDN_CLR; // standby mode
88	RXTX_SET;
89	
90	delay_ms(1);
91	
92	SHDN_SET; // receive mode
93	RXTX ⁻ CLR;
94 }	_

```
hmc630.c - Printed on 9/5/2018 2:54:29 PM
```

```
#include "hmc630.h"
 2
3
      void HMC630 port(void)
 4
      {
 5
        //set SPI ports as push-pull outputs
 6
        //set scan ports as pull-up inputs
 7
        PF DDR |= SETBITO; //DATA
 8
       PF CR1 |= SETBIT0;
9
10
        PF DDR |= SETBIT1; //ENABLE
11
        PF CR1 |= SETBIT1;
12
13
        PF DDR &= CLRBIT4;
                            //Tx SCANOUT
14
        PF CR1 |= SETBIT4;
15
16
        PF DDR |= SETBIT5; //CLOCK
17
        PF CR1 |= SETBIT5;
18
        PF DDR |= SETBIT6;
19
20
       PF CR1 |= SETBIT6;
21
22
        PF DDR &= CLRBIT7; //Rx SCANOUT
23
       PF CR1 |= SETBIT7;
24
25
        RST SET; // clear SPI reg with reset
        RST_CLR; // set reset low
26
        EN_SET; // set enable high
CLK_CLR; // set clock low
27
28
        DATA CLR; // clear data bit
29
30
      }
31
32
      void HMC630 write(u8 add, u8 row, u8 data)
33
      {
34
       u8 read = 0;
35
       u8 i;
36
       EN CLR;
                      // set enable low
37
38
        // SENDING DATA
                                // bit selection data
39
        for(i=0;i<8;i++) {</pre>
40
                                // set clock low
        CLK CLR;
41
          if(data&((u8)1)){
                                // compare selected bit LSBs first
42
          DATA SET;
                                 // set data bit logic 1
43
          }
44
          else{
45
           DATA CLR; // set data bit logic 0
46
          }
47
         CLK SET;
                      // set clock high to accept data bit
                       // shift for next bit comparison
48
         data>>=1;
49
        }
50
51
        // SENDING ROW ADRESS
52
        for(i=0;i<6;i++) {</pre>
                                // bit selection reg
53
                                // set clock low
         CLK CLR;
54
                                // compare selected bit LSBs first
         if(row&((u8)1)){
55
           DATA SET;
                                 // set data bit logic 1
56
          }
57
          else{
58
           DATA CLR; // set data bit logic 0
59
          }
                       // set clock high to accept data bit
60
          CLK SET;
61
         row>>=1;
                       // shift for next bit comparison
62
        }
63
64
        // SENDING WRITE/READ BIT
65
        CLK CLR;
                   // set clock low
66
        if(row>23){
          DATA CLR;
67
                     // set R/W bit to 0 (read)
```

```
hmc630.c - Printed on 9/5/2018 2:54:29 PM
```

```
68
            read = 1;
 69
          }
 70
         else{
 71
            DATA SET;
                         // set R/W bit to 1 (write)
 72
          J,
 73
         CLK SET;
                         // set clock high to accept data bit
 74
 75
           // SENDING CHIP ADRESS
 76
                                      // bit selection add
          for(i=0;i<3;i++) {</pre>
 77
           CLK CLR;
                                      // set clock low
 78
            if(add&((u8)1)){
                                      // compare selected bit LSBs first
 79
                                      // set data bit logic 1
             DATA SET;
 80
            }
 81
            else{
 82
             DATA CLR;
                        // set data bit logic 0
 83
            }
 84
            CLK SET;
                         // set clock high to accept data bit
 85
            add >>=1;
                         // shift for next bit comparison
 86
         }
 87
         if(read){
 88
           HMC630 read();
 89
            read = 0;
 90
         }
 91
         else{
 92
                         // set clock low
            CLK CLR;
                         // clear data bit
 93
            DATA CLR;
                         // set enable high
 94
            EN SET;
 95
         }
 96
       }
 97
 98
 99
       u8 HMC630 read(void)
100
       {
101
         // For monitoring lock detect, VCO amplitude and temperature
102
         // not used for now
103
                         // set clock low
104
         CLK CLR;
                         // set enable high
105
         EN SET;
                         // clear data bit
106
         DATA CLR;
107
       }
108
109
       void HMC630 init(void)
110
       {
111
         HMC630 port();
112
113
         // initialize hmc6300
114
         HMC630 write(6, 0x01, 0xca);
         HMC630 write(6, 0x02, 0xff);
115
         HMC630_write(6, 0x03, 0xf6);
116
117
         HMC630_write(6, 0x04, 0x00);
         HMC630_write(6, 0 \times 05, 0 \times ff);
118
119
         HMC630_write(6, 0x06, 0xec);
120
         HMC630 write(6, 0x07, 0x0f);
121
         HMC630 write(6, 0x08, 0x8f);
122
         HMC630 write(6, 0x09, 0x00);
         HMC630_write(6, 0x0a, 0x51);
123
         HMC630 write(6, 0x0b, 0x03);
124
         HMC630_write(6, 0x0c, 0x64);
125
         HMC630_write(6, 0x10, 0x36);
126
         HMC630_write(6, 0x11, 0xbb);
127
128
         HMC630_write(6, 0x12, 0x46);
129
         HMC630_write(6, 0x13, 0x02);
130
         HMC630_write(6, 0x14, 0x35);
131
         HMC630 write(6, 0x15, 0x12);
132
         HMC630 write(6, 0x16, 0x0a);
133
         HMC630 write(6, 0x17, 0x62);
134
```

135	// initialize hmc6301	
136	HMC630_write(7, 0x00,	0x20);
137	HMC630_write(7, 0x01,	0x4c);
138	HMC630 write(7, 0×02 ,	0x03);
139	HMC630_write(7, 0x03,	0x03);
140	HMC630 write(7, 0×04 ,	0x9F);
141	HMC630_write(7, 0×05 ,	<pre>0xff);</pre>
142	HMC630_write(7, 0x06,	<pre>0xbf);</pre>
143	HMC630_write(7, 0×07 ,	0x6d);
144	HMC630_write(7, 0x08,	0x80);
145	HMC630_write(7, 0x09,	0x40);
146	HMC630_write(7, 0x10,	0x36);
147	HMC630_write(7, 0x11,	0xbb);
148	HMC630_write(7, $0x12$,	0x46);
149	HMC630_write(7, 0x13,	0x02);
150	HMC630_write(7, 0x14,	0x2b);
151	HMC630_write(7, 0x15,	0x12);
152	HMC630_write(7, 0x16,	0x05);
153	HMC630_write(7, 0×17 ,	0x62);
154	}	
155		

```
HC05.c - Printed on 9/5/2018 2:54:40 PM
```

```
#include "HC05.h"
 1
 2
      #include "delay.h"
3
 4
      // initalize the UART ports used for USB
 5
      // enables transmitter & receiver
     void UART Init(void)
 6
7
      {
8
          //UART Baudrate definition (done here is faster)
9
          #define BAUDRATE 115200 // can be changed to higher
10
          #define F CLK 1600000
11
          enum
12
          {
13
            BAUDRATE HSI1 BRR2 = ((F CLK/BAUDRATE)/4096) | ((F CLK/BAUDRATE)%16),
           BAUDRATE HSI1 BRR1 = (F CLK/BAUDRATE)/16
14
15
          };
16
17
          PC DDR |= SETBIT2; //Output RX
18
          PC CR1 &= CLRBIT2; //open drain
19
          PC CR2 |= SETBIT2; //up to 10MHZ
20
21
          PC CR2 &= CLRBIT3; //external interrupt disabled
22
          PC DDR &= CLRBIT3; //Input TX
23
          PC CR1 &= CLRBIT3; //floating
24
25
          SYSCFG RMPCR1 &= CLRBIT5; // USART1 TX on PC3
          SYSCFG RMPCR1 &= CLRBIT4; // USART1 RX on PC2
26
27
28
          CLK PCKENR1 |= SETBIT5; // enable system clock on uart1
29
30
          USART1 CR2 &= CLRBIT2; // Receiver is disabled
31
          USART1 CR2 &= CLRBIT3; // Transmitter is disabled
32
33
          //configure baudrate HSI-16M
34
          USART1 BRR2 = BAUDRATE HSI1 BRR2;
          USART1 BRR1 = BAUDRATE HSI1 BRR1;
35
36
37
          USART1_CR1 &= CLRBIT4; // 8 data bits word length
          USART1 CR3 &= CLRBIT4; // 1 STOP bit
38
39
          USART1 CR3 &= CLRBIT5;
40
          USART1_CR1 &= CLRBIT2; // Parity control disabled
41
          USART1 CR2 &= CLRBIT6; //disable transmission interruption
42
          USART1 CR2 |= SETBIT5; //enable receiver interruption
43
44
          USART1 CR1 &= CLRBIT5; // USART enabled
45
46
          USART1 CR2 |= SETBIT2; //Receiver is enabled and begins searching for a start bit
47
          USART1 CR2 |= SETBIT3; //Transmitter is enabled
48
49
          //interrupt priority
50
          ITC SPR7 &= CLRBIT7; // VECT27SPR
51
          ITC SPR7 |= SETBIT6;
52
          ITC SPR8 &= CLRBIT1; // VECT28SPR
53
          ITC SPR8 |= SETBIT0;
54
55
          USART1 SR &= CLRBIT3; // No Overrun error
          USART1 SR &= CLRBIT5; // Data is not received
56
57
      }
58
59
60
      // send string through UART stop at length chars
      void UART SendStringLenght(char* Data,u8 length)
61
62
     {
63
       u8 i = 0;
64
       //send string byte per byte for length char
65
       for(i = 0; i<length;i++) {</pre>
66
          //wait till last byte is send
67
          while((USART1 SR&CHSBIT7) == 0x00);
```

HC05.c - Printed on 9/5/2018 2:54:40 PM

```
68 //put the next byte into usart register
69 USART1_DR = Data[i];
70 }
71 }
72
```

adc.c - Printed on 9/5/2018 2:54:55 PM

1

#include "adc.h"

```
2
3
      //Init the adc peripheral
 4
      void ADC_Init(void)
 5
      {
          CLK PCKENR2 |= SETBITO; //enable system clock on ADC1
 6
 7
8
          ADC1 SR = 0 \times 00; //clear status register
9
10
          //12 bits, no interrupts, single conversion mode
11
          ADC1 CR1 = 0b0000000;
12
13
          //no tirgger, sampling time selection in clock cycles
          ADC1 CR2 = 0b00000000 | ADC CLOCK 48; //f(adc) = CK
14
15
          //no channel 24, default channel selection
16
17
          ADC1 CR3 = 0b0000000;
18
19
          //set all adc pin as pull up input
20
          PA_DDR &= 0b10001111; //PA4-6
21
          PA_CR1 |= 0b01110000; //pull up input
22
23
          PC DDR &= 0b11110110; //PC4 & PC7
24
          PC_CR1 |= 0b00001001; //pull up input
25
26
      }
27
28
      // define channel to convert
29
      void ADC On SetChannel(u8 Channel)
30
      {
31
          //Enable ADC by setting the ADON bit
32
          ADC1 CR1 |= SETBIT0;
33
34
          //clear the channel selection bit
35
          ADC1 SQR1 = 0 \times 00;
36
          ADC1_SQR2 = 0 \times 00;
          ADC1 SQR3 = 0 \times 00;
37
38
          ADC1 SQR4 = 0 \times 00;
39
40
          //select the correct channel
41
          if (Channel>23) {
42
           ADC1_SQR1 \mid = (1 << (Channel-24));
43
          }
44
          else if (Channel>15) {
45
           ADC1 SQR2 |= (1 << (Channel-16));
46
          }
          else if (Channel>7) {
47
            ADC1 SQR3 \mid = (1 << (Channel-8));
48
49
          }
50
          else {
51
            ADC1 SQR4 \mid = (1 << (Channel));
52
          }
53
      }
54
55
      // reading last converted data, return 1 when ready
      bool ADC Get(u16 *Value)
56
57
      {
58
          ADC1 CR1 |= SETBIT1;
                                    // start the conversion
59
          while(!(ADC1_SR&Ob1));
60
                                    // wait until convertion is done
61
62
          ADC1 SR &= CLRBITO;
                                    // reset EOC flag
63
64
          // put 12 bits converted data on Value
65
          *Value = ((ADC1 DRH&0b00001111) <<8) + ADC1 DRL;
66
67
          ADC1 CR1 &= CLRBITO; //disable ADC
```

adc.c - Printed on 9/5/2018 2:54:56 PM

68 return 1; 69 } delay.h - Printed on 9/5/2018 2:58:26 PM

```
#ifndef __DELAY_H
#define __DELAY_H
#include "prohead.h"
 1
 2
 3
 4
 5
      // initialize clock
 6
      void CLK_Init(u8 clk);
 7
 8
      // microseconds delay
 9
      void delay_us(u16 nus);
10
11
      // millisecond elay
12
      void delay ms(u16 nms);
       #endif
13
14
```

```
#ifndef __AD9833_H
 1
 2
       #define __AD9833 H
       #include "prohead.h"
 3
 4
 5
       //PD5 -> FSYNC chipselect
       //PD6 -> RSCLK clock
 6
       //PD7 -> RSDATA data
 7
 8
 9
       #define FSYNC_SET
                                  PD_ODR |= SETBIT5;
       #define FSYNC_SET PD_ODR |= SETBIT5;
#define FSYNC_CLR PD_ODR &= CLRBIT5;
#define RSCLK_SET PD_ODR |= SETBIT6;
#define RSCLK_CLR PD_ODR &= CLRBIT6;
#define RSDATA_SET PD_ODR |= SETBIT7;
10
11
12
13
14
       #define RSDATA CLR PD ODR &= CLRBIT7;
15
16
       // Inisialize the serial ports
       // function used in init
17
       void AD9833_port(void);
18
19
20
       // write command line
21
       // function used in init
22
       void AD9833 write(u16 data);
23
24
       // load all the data through SPI into AD9833
25
       void AD9833 init (void);
26
27
28
       #endif
```

```
max2831.h - Printed on 9/5/2018 2:58:18 PM
```

```
1
       #ifndef __MAX2831_H
 2
       #define MAX2831 H
       #include "prohead.h"
 3
 4
 5
       //PG4 -> SHDN modeselect
       //PG5 -> RXTX modeselect
 6
 7
       //PG6 -> CS
                         chipselect
       //PG7 -> SCLK clock
 8
 9
      //PC5 -> DIN data
10
11
      #define SHDN_SET
                             PG_ODR |= SETBIT4;
      #define SHDN CLR PG ODR &= CLRBIT4;
12
      #define RXTX SET PG ODR |= SETBIT5;
13
      #define RXTX_CLR PG_ODR &= CLRBIT5;
14
      #defineRATA_CLRPG_ODRa= CLRBITS;#defineCS_SETPG_ODR|= SETBIT6;#defineCS_CLRPG_ODR&= CLRBIT6;#defineSCLK_SETPG_ODR|= SETBIT7;#defineSCLK_CLRPG_ODR&= CLRBIT7;#defineDIN_SETPC_ODR|= SETBIT5;#defineDIN_CLPPC_ODR>= CLRBIT5;
15
      #define CS SET
16
17
18
19
                              PC_ODR &= CLRBIT5;
20
       #define DIN_CLR
21
22
       // Inisialize the serial ports
23
       // function used in init
24
       void MAX2831_port(void);
25
26
       // write command line used
27
       // function used in init
       void MAX2831 write(u8 reg, u16 data);
28
29
       // load all the data through SPI into MAX2831
30
31
       void MAX2831 init(void);
32
33
      #endif
```

#ifndef __HMC630_H

```
2
      #define HMC630 H
 3
      #include "prohead.h"
 4
 5
      //PFO -> DATA
      //PF1 -> ENABBLE
 6
 7
      //PF4 <- Tx SCANOUT
 8
      //PF5 -> CLOCK
 9
     //PF6 -> RESET
10
     //PF7 <- Rx SCANOUT
11
12
     #define DATA SET
                         PF ODR |= SETBITO;
13
     #define DATA CLR PF ODR &= CLRBIT0;
     #define EN_SET PF_ODR |= SETBIT1;
#define EN_CLR PF_ODR &= CLRBIT1;
14
     #define EN SET
15
      #define TSCAN SET PF ODR |= SETBIT4;
16
17
      #define TSCAN CLR
                         PF ODR &= CLRBIT4;
      #define CLK SET
                           PF_ODR |= SETBIT5;
18
19
      #define CLK_CLR
                           PF_ODR &= CLRBIT5;
      #define RST_SET PF_ODR |= SETBIT6;
#define RST_CLR PF_ODR &= CLRBIT6;
20
21
22
      #define RSCAN SET
                           PF ODR |= SETBIT7;
23
      #define RSCAN_CLR
                         PF_ODR &= CLRBIT7;
24
25
      // Inisialize the serial ports
      // function used in init
26
27
      void HMC630 port(void);
28
29
     // write command line
30
      // function used in init
31
      void HMC630 write(u8 row, u8 reg, u8 data);
32
33
     // read function
34
      u8 HMC630 read(void);
35
36
      // load all the data through SPI into HMC6300 and HMC6301
37
      void HMC630_init(void);
38
39
40
      #endif
```

HC05.h - Printed on 9/5/2018 2:57:53 PM

```
/***
           1
 2
    /**
     * \file HC05.h
3
     * \brief provide UART parameters and communication with HC05 bluetooth-uart
 4
 5
     * version 1.0
     * \date 21.07.2017
 6
     * \author Lucas Bonvin
 7
     */
8
    9
10
    #ifndef __HC05_H
#define __HC05_H
11
12
    #include "prohead.h"
13
14
15
    //UART Baudrate definition
16
17
    #define BR9600 9600
    #define BR38400 38400
#define BR57600 57600
18
19
20
    #define BR115200 115200
21
    #define F_CLK 16000000
22
    enum
23
    {
24
         BAUDRATE HSI1 BRR2 9600 = ((F CLK/BR9600)/4096) | ((F CLK/BR9600)%16),
25
         BAUDRATE HSI1 BRR1 9600 = (F CLK/BR9600)/16,
         BAUDRATE HSI1 BRR2 38400 = ((F CLK/BR38400)/4096) | ((F CLK/BR38400)%16),
26
         BAUDRATE HSI1 BRR1 38400 = (F_CLK/BR38400)/16,
27
         BAUDRATE HSI1 BRR2 57600 = ((F CLK/BR57600)/4096) | ((F CLK/BR57600)%16),
28
        BAUDRATE_HSI1_BRR1_57600 = ((T_CLK/BR57600)/16,
29
30
         BAUDRATE_HSI1_BRR2_115200 = ((F_CLK/BR115200)/4096) | ((F_CLK/BR115200)%16),
31
        BAUDRATE HSI1 BRR1 115200 = (F CLK/BR115200)/16
32
    };
33
34
35
     // initalize the UART ports used for USB
     // enables transmitter & receiver
36
37
     void UART_Init(void);
38
39
     // send string through UART stop at length chars
40
     void UART SendStringLenght(char* Data,u8 length);
41
42
43
     #endif
```

adc.h - Printed on 9/5/2018 2:57:40 PM

```
1
      #ifndef __ADC_H
2
      #define
                _ADC_H
      #include "prohead.h"
3
 4
 5
      //Initialize the adc peripheral
      void ADC_Init(void);
 6
 7
8
      //\ensuremath{ define channel sequence and START conversion
9
      void ADC_On_SetChannel(u8 Channel);
10
11
      // reading last converted data value
12
      bool ADC Get(u16 *Value);
13
     #endif
14
```

```
ProHead.h - Printed on 9/5/2018 2:58:35 PM
```

```
/**
2
3
      * \file prohead.h
4
      * \brief Provide various definition of the system
5
      * \version 1.0
      * \date 07.07.2017
6
      * \author Lucas Bonvin
7
8
      * \author ZangMei
9
      * \author Marcel Balle
10
      */
     11
12
13
     #ifndef ProHead
14
     #define __ProHead__
15
16
     #include "STM8L151R8.h"
17
     18
     #include <string.h>
19
     #include <stdio.h>
20
     #include <stddef.h>
21
22
     23
     #define True
                       1
24
     #define False
                        0
25
     #define ZERO
                       0
26
     #define ONE
                        1
     #define TWO
27
                        2
     #define THREE
28
                        3
     #define FOUR
#define FIVE
29
                        4
30
                        5
31
     #define SIX
                        6
     #define SEVEN
32
                        7
33
    #define EIGHT
                        8
34
    #define NINE
                        9
    #define TEN
35
                        10
36
     #define HUNDRED
                        100
     #define THOUSAND 1000
37
     #define HALFBYTEMAX 15
38
     #define ONEBYTEMAX 255
39
40
41
     42
     //!You should modify it for different c compiler.
43
     typedef unsigned char bool;
44
     typedef
                    char
                            ascii;
45
     typedef unsigned char
                            118:
46
     typedef signed char
                             s8;
47
     typedef unsigned short
                             1116:
     typedef signed short
48
                             s16;
49
     typedef unsigned long
                             u32;
50
     typedef signed
                             s32;
                   long
51
52
     53
     //SET BIT. Example: a |= SETBIT0
54
     enum
55
     {
      SETBITO = 0 \times 0001, SETBIT1 = 0 \times 0002, SETBIT2 = 0 \times 0004, SETBIT3 = 0 \times 0008,
56
57
      SETBIT4 = 0 \times 0010, SETBIT5 = 0 \times 0020, SETBIT6 = 0 \times 0040, SETBIT7 = 0 \times 0080,
      SETBIT8 = 0 \times 0100, SETBIT9 = 0 \times 0200, SETBIT10 = 0 \times 0400, SETBIT11 = 0 \times 0800, SETBIT12 = 0 \times 1000, SETBIT13 = 0 \times 2000, SETBIT14 = 0 \times 4000, SETBIT15 = 0 \times 8000
58
59
60
     };
61
     //CLR BIT. Example: a &= CLRBIT0
62
     enum
63
     {
64
       CLRBITO = 0xFFFE, CLRBIT1 = 0xFFFD, CLRBIT2 = 0xFFFB, CLRBIT3 = 0xFFF7,
65
       CLRBIT4 = 0xFFEF, CLRBIT5 = 0xFFDF, CLRBIT6 = 0xFFBF, CLRBIT7 = 0xFF7F,
66
      CLRBIT8 = 0xFEFF, CLRBIT9 = 0xFDFF, CLRBIT10 = 0xFBFF, CLRBIT11 = 0xF7FF,
67
      CLRBIT12 = 0xEFFF, CLRBIT13 = 0xDFFF, CLRBIT14 = 0xBFFF, CLRBIT15 = 0x7FFF
```

ProHead.h - Printed on 9/5/2018 2:58:35 PM

68

};

```
69
       //CHOSE BIT. Example: a = b&CHSBIT0
 70
       enum
 71
       {
        CHSBITO = 0 \times 0001, CHSBIT1 = 0 \times 0002, CHSBIT2 = 0 \times 0004, CHSBIT3 = 0 \times 0008,
 72
        CHSBIT4 = 0 \times 0010, CHSBIT5 = 0 \times 0020, CHSBIT6 = 0 \times 0040, CHSBIT7 = 0 \times 0080,
CHSBIT8 = 0 \times 0100, CHSBIT9 = 0 \times 0200, CHSBIT10 = 0 \times 0400, CHSBIT11 = 0 \times 0800,
CHSBIT12 = 0 \times 1000, CHSBIT13 = 0 \times 2000, CHSBIT14 = 0 \times 4000, CHSBIT15 = 0 \times 8000
 73
 74
 75
 76
      };
 77
 78
      79
      //TAST RUN STEPS.
 80
       enum
 81
      {
       STEPO = 0,
                          STEP1 = 1,
 82
                                            STEP2 = 2,
                                                              STEP3 = 3,
                          STEP5 = 5,
 83
       STEP4 = 4,
                                            STEP6 = 6,
                                                               STEP7 = 7,
                          STEP9 = 9,
                                            STEP10 = 10,
                                                              STEP11 = 11,
        STEP8 = 8,
 84
                          STEP13 = 13,
                                            STEP14 = 14,
 85
        STEP12 = 12,
                                                               STEP15 = 15,
                          STEP17 = 17,
 86
        STEP16 = 16,
                                            STEP18 = 18,
                                                               STEP19 = 19,
                          STEP21 = 21,
 87
        STEP20 = 20,
                                            STEP22 = 22,
                                                               STEP23 = 23,
       STEP24 = 24,
                          STEP25 = 25,
 88
                                            STEP26 = 26,
                                                              STEP27 = 27,
 89
       STEP28 = 28,
                          STEP29 = 29,
                                           STEP30 = 30,
                                                              STEP31 = 31,
 90
       STEP32 = 32,
                          STEP33 = 33,
                                            STEP34 = 34,
                                                              STEP35 = 35
 91
      };
 92
 93
       94
       //Sampling time selection
 95
       enum
 96
       {
 97
        ADC CLOCK 4 = 0,
                                ADC CLOCK 9 = 1,
                                                         ADC CLOCK 16 = 2,
                                                                                  \geq
       ADC CLOCK 24 = 3,
                                                                                   98
                                ADC CLOCK 96 = 5,
                                                                                            \geq
        ADC CLOCK 48 = 4,
                                                         ADC CLOCK 192 = 6,
       ADC CLOCK 384 = 7
 99
       };
100
101
       102
       //Aampling time selection
103
       enum
104
       {
        FSYSCLK DIVIDE 2 = 0,
                                 FSYSCLK_DIVIDE_4 = 8, FSYSCLK_DIVIDE 8 = 16,
105
                                                                                            \geq
       FSYSCLK DIVIDE 16 = 24,
106
        FSYSCLK DIVIDE 32 = 32, FSYSCLK DIVIDE 64 = 40, FSYSCLK DIVIDE 128 = 48,
                                                                                            ₽
       FSYSCLK DIVIDE 256 = 56
107
      };
108
109
      // Physical value
110
       #define CLK F 16
111
                               //Change to actual clk frequency
112
       #define U ALIM 33000
                               //Change to actual alim voltage
113
      #define U MAX INPUT 35000
114
115
      //EEprom buffer
116
      #define N DATA TO SAVE 10
117
118
      //ADC Definition
       #define ADC RESOLUTION 4096 // 12 bits resolution
119
120
       #define N ADC CHANNEL 5
                               //Change to actual channel number
121
      #define MAX ITERATION OPTI 255
122
123
124
      #endif
125
126
127
128
```

/* STM8L151.h */

```
2
3
      /* Copyright (c) 2003-2012 STMicroelectronics */
4
      #ifndef __STM8L151x8
#define __STM8L151x8_
5
6
7
8
     /* STM8L151 */
9
10
       /* Check MCU name */
11
       #ifdef MCU NAME
12
         #define STM8L151 1
13
         #if (MCU NAME != STM8L151)
14
         #error "wrong include file STM8L151x8.h for chosen MCU!"
15
         #endif
16
        #endif
17
18
        #ifdef __CSMC
19
          #define DEF 8BIT REG AT(NAME, ADDRESS) volatile unsigned char NAME @ADDRESS
20
          #define DEF 16BIT REG AT (NAME, ADDRESS) volatile unsigned int NAME @ADDRESS
21
        #endif
22
23
        #ifdef RAISONANCE
24
          #define DEF 8BIT REG AT(NAME,ADDRESS) at ADDRESS hreg NAME
25
          #define DEF 16BIT REG AT (NAME, ADDRESS) at ADDRESS hreg16 NAME
26
        #endif
27
      /* Port A */
28
                /*******
29
30
31
      /* Port A data output latch register */
32
      DEF 8BIT REG AT (PA ODR, 0x5000);
33
34
      /* Port A input pin value register */
35
      DEF 8BIT REG AT(PA IDR, 0x5001);
36
37
      /* Port A data direction register */
38
      DEF 8BIT REG AT(PA DDR, 0x5002);
39
40
      /* Port A control register 1 */
41
      DEF 8BIT REG AT(PA CR1, 0x5003);
42
43
      /* Port A control register 2 */
44
      DEF 8BIT REG AT (PA CR2, 0x5004);
45
      /* Port B */
46
                     47
      /******
48
49
      /* Port B data output latch register */
50
      DEF 8BIT REG AT (PB ODR, 0x5005);
51
52
      /* Port B input pin value register */
53
      DEF 8BIT REG AT(PB IDR, 0x5006);
54
55
      /* Port B data direction register */
      DEF 8BIT REG AT(PB DDR, 0x5007);
56
57
58
      /* Port B control register 1 */
59
      DEF 8BIT REG AT (PB CR1, 0x5008);
60
61
      /* Port B control register 2 */
62
      DEF_8BIT_REG_AT(PB_CR2, 0x5009);
63
64
      /* Port C */
                     ****
                                            65
      /*****
66
67
     /* Port C data output latch register */
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
68
       DEF 8BIT REG AT (PC ODR, 0x500a);
 69
 70
       /* Port C input pin value register */
 71
       DEF_8BIT_REG_AT(PC_IDR, 0x500b);
 72
 73
       /* Port C data direction register */
 74
       DEF 8BIT REG AT (PC DDR, 0x500c);
 75
       /* Port C control register 1 */
 76
 77
       DEF 8BIT REG AT(PC CR1, 0x500d);
 78
       /* Port C control register 2 */
 79
 80
       DEF 8BIT REG AT(PC CR2, 0x500e);
 81
 82
       /* Port D */
                      83
       /******
 84
 85
       /* Port D data output latch register */
 86
       DEF 8BIT REG AT(PD ODR, 0x500f);
 87
 88
       /* Port D input pin value register */
 89
       DEF 8BIT REG AT(PD IDR, 0x5010);
 90
 91
       /* Port D data direction register */
       DEF 8BIT REG AT(PD DDR, 0x5011);
 92
 93
       /* Port D control register 1 */
 94
       DEF 8BIT REG AT(PD CR1, 0x5012);
 95
 96
 97
       /* Port D control register 2 */
 98
       DEF 8BIT REG AT(PD CR2, 0x5013);
 99
       /* Port E */
100
                       *****
101
       /*******
102
103
       /* Port E data output latch register */
104
       DEF_8BIT_REG_AT(PE_ODR, 0x5014);
105
       /* Port E input pin value register */
106
       DEF 8BIT REG AT(PE IDR, 0x5015);
107
108
109
       /* Port E data direction register */
110
       DEF 8BIT REG AT (PE DDR, 0x5016);
111
112
       /* Port E control register 1 */
113
       DEF_8BIT_REG_AT(PE_CR1, 0x5017);
114
       /* Port E control register 2 */
115
116
       DEF 8BIT REG AT (PE CR2, 0x5018);
117
       /* Port F */
118
       119
120
       /* Port F data output latch register */
121
122
       DEF 8BIT REG AT(PF ODR, 0x5019);
123
124
       /* Port F input pin value register */
       DEF_8BIT_REG_AT(PF_IDR, 0x501a);
125
126
127
       /* Port F data direction register */
       DEF_8BIT_REG_AT(PF_DDR, 0x501b);
128
129
130
       /* Port F control register 1 */
131
       DEF 8BIT REG AT(PF CR1, 0x501c);
132
133
       /* Port F control register 2 */
134
       DEF 8BIT REG AT(PF CR2, 0x501d);
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
136
       /* Port G */
137
       /******
                                               ******************************
138
       /* Port G data output latch register */
139
       DEF 8BIT REG AT(PG ODR, 0x501e);
140
141
       /* Port G input pin value register */
142
       DEF_8BIT_REG_AT(PG IDR, 0x501f);
143
144
145
       /* Port G data direction register */
       DEF 8BIT REG AT(PG DDR, 0x5020);
146
147
       /* Port G control register 1 */
148
       DEF 8BIT REG AT(PG CR1, 0x5021);
149
150
151
       /* Port G control register 2 */
152
       DEF 8BIT REG AT (PG CR2, 0x5022);
153
154
       /* Port H */
       155
156
157
       /* Port H data output latch register */
158
       DEF_8BIT_REG_AT(PH_ODR, 0x5023);
159
       /* Port H input pin value register */
160
       DEF 8BIT REG AT(PH IDR, 0x5024);
161
162
163
       /* Port H data direction register */
164
       DEF 8BIT REG AT (PH DDR, 0x5025);
165
       /* Port H control register 1 */
166
       DEF 8BIT REG AT (PH CR1, 0x5026);
167
168
       /* Port H control register 2 */
169
170
       DEF_8BIT_REG_AT(PH_CR2, 0x5027);
171
172
       /* Port I */
       /*******
                           173
174
175
       /* Port I data output latch register */
       DEF 8BIT REG AT(PI ODR, 0x5028);
176
177
178
       /* Port I input pin value register */
179
       DEF 8BIT REG AT(PI IDR, 0x5029);
180
       /* Port I data direction register */
181
       DEF 8BIT REG AT(PI DDR, 0x502a);
182
183
184
       /* Port I control register 1 */
185
       DEF 8BIT REG AT(PI CR1, 0x502b);
186
       /* Port I control register 2 */
187
       DEF 8BIT REG AT(PI CR2, 0x502c);
188
189
       /* Flash */
190
191
       /********
192
       /* Flash control register 1 */
193
194
       DEF 8BIT REG AT (FLASH CR1, 0x5050);
195
196
       /* Flash control register 2 */
197
       DEF 8BIT REG AT(FLASH CR2, 0x5051);
198
199
       /* Flash Program memory unprotection register */
200
       DEF 8BIT REG AT(FLASH PUKR, 0x5052);
201
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
202
        /* Data EEPROM unprotection register */
203
       DEF 8BIT REG AT (FLASH DUKR, 0x5053);
204
205
       /* Flash in-application programming status register */
       DEF 8BIT REG AT(FLASH IAPSR, 0x5054);
206
207
208
       /* Direct memory access controller 1 (DMA1) */
       * * * * * * * * * * * * * * /
209
210
       /* DMA1 global configuration & status register */
211
       DEF 8BIT REG AT(DMA1 GCSR, 0x5070);
212
213
214
       /* DMA1 global interrupt register 1 */
215
       DEF 8BIT REG AT (DMA1 GIR1, 0x5071);
216
217
       /* DMA1 channel 0 configuration register */
       DEF 8BIT REG AT(DMA1 COCR, 0x5075);
218
219
       /* DMA1 channel 0 status & priority register */
220
221
       DEF 8BIT REG AT(DMA1 COSPR, 0x5076);
222
223
       /* DMA1 number of data to transfer register (channel 0) */
224
       DEF 8BIT REG AT (DMA1 CONDTR, 0x5077);
225
226
       /* DMA1 peripheral address register (channel 0) */
227
       DEF 16BIT REG AT (DMA1 COPAR, 0x5078);
       /* DMA peripheral address high register (channel 0) */
228
       DEF 8BIT REG AT(DMA1 COPARH, 0x5078);
229
230
       /* DMA peripheral address low register (channel 0) */
231
       DEF_8BIT_REG_AT(DMA1_COPARL, 0x5079);
232
233
       /* DMA1 memory 0 address register (channel 0) */
       DEF 16BIT REG AT(DMA1 COM0AR, 0x507b);
234
235
       /* DMA memory address high register (channel 0) */
       DEF 8BIT REG AT(DMA1 COM0ARH, 0x507b);
236
237
       /* DMA memory address low register (channel 0) */
238
       DEF_8BIT_REG_AT(DMA1_COM0ARL, 0x507c);
239
       /* DMA1 channel 1 configuration register */
240
241
       DEF 8BIT REG AT(DMA1 C1CR, 0x507f);
242
243
       /* DMA1 channel 1 status & priority register */
244
       DEF 8BIT REG AT(DMA1 C1SPR, 0x5080);
245
246
       /* DMA1 number of data to transfer register (channel 1) */
247
       DEF 8BIT REG AT (DMA1 C1NDTR, 0x5081);
248
       /* DMA1 peripheral address register (channel 1) */
249
250
       DEF 16BIT REG AT(DMA1 C1PAR, 0x5082);
       /* DMA peripheral address high register (channel 1) */
251
252
       DEF 8BIT REG AT(DMA1 C1PARH, 0x5082);
253
       /* DMA peripheral address low register (channel 1) */
       DEF 8BIT REG AT(DMA1 C1PARL, 0x5083);
254
255
256
       /* DMA1 memory 0 address register (channel 1) */
       DEF 16BIT REG AT(DMA1 C1M0AR, 0x5085);
257
258
       /* DMA memory address high register (channel 1) */
259
       DEF 8BIT REG AT(DMA1 C1M0ARH, 0x5085);
       /* DMA memory address low register (channel 1) */
260
261
       DEF 8BIT REG AT (DMA1 C1M0ARL, 0x5086);
262
263
       /* DMA1 channel 2 configuration register */
264
       DEF 8BIT REG AT(DMA1 C2CR, 0x5089);
265
266
       /* DMA1 channel 2 status & priority register */
267
       DEF 8BIT REG AT(DMA1 C2SPR, 0x508a);
268
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
269
       /* DMA1 number of data to transfer register (channel 2) */
270
       DEF 8BIT REG AT(DMA1 C2NDTR, 0x508b);
271
272
       /* DMA1 peripheral address register (channel 2) */
273
       DEF 16BIT REG AT(DMA1 C2PAR, 0x508c);
274
       /* DMA peripheral address high register (channel 2) */
275
       DEF 8BIT REG AT(DMA1 C2PARH, 0x508c);
       /* DMA peripheral address low register (channel 2) */
276
277
       DEF 8BIT REG AT (DMA1 C2PARL, 0x508d);
278
279
       /* DMA1 memory 0 address register (channel 2) */
       DEF 16BIT REG AT(DMA1 C2M0AR, 0x508f);
280
       /* DMA memory address high register (channel 2) */
281
       DEF 8BIT REG AT(DMA1 C2M0ARH, 0x508f);
282
283
       /* DMA memory address low register (channel 2) */
284
       DEF 8BIT REG AT(DMA1 C2M0ARL, 0x5090);
285
286
       /* DMA1 channel 3 configuration register */
       DEF 8BIT REG_AT(DMA1_C3CR, 0x5093);
287
288
289
       /* DMA1 channel 3 status & priority register */
290
       DEF 8BIT REG AT(DMA1 C3SPR, 0x5094);
291
292
       /* DMA1 number of data to transfer register (channel 3) */
293
       DEF 8BIT REG AT(DMA1 C3NDTR, 0x5095);
294
       /* DMA1 peripheral address register (channel 3) */
295
       DEF 16BIT REG AT (DMA1 C3PAR C3M1AR, 0x5096);
296
297
       /* DMA1 peripheral address high register (channel 3) */
298
       DEF_8BIT_REG_AT(DMA1_C3PARH_C3M1ARH, 0x5096);
299
       /* DMA1 peripheral address low register (channel 3) */
300
       DEF 8BIT REG AT(DMA1 C3PARL C3M1ARL, 0x5097);
301
302
       /* DMA1 memory 0 address register (channel 3) */
       DEF 16BIT REG AT(DMA1 C3M0AR, 0x5099);
303
304
       /* DMA memory address high register (channel 3) */
305
       DEF 8BIT REG AT(DMA1 C3M0ARH, 0x5099);
       /* DMA memory address low register (channel 3) */
306
307
       DEF 8BIT REG AT(DMA1 C3M0ARL, 0x509a);
308
309
       /* System configuration (SYSCFG) */
                                               310
311
312
       /* Remapping register 3 */
313
       DEF 8BIT REG AT(SYSCFG RMPCR3, 0x509d);
314
315
       /* Remapping register 1 */
       DEF 8BIT REG AT(SYSCFG RMPCR1, 0x509e);
316
317
318
       /* Remapping register 2 */
319
       DEF 8BIT REG AT(SYSCFG RMPCR2, 0x509f);
320
       /* External Interrupt Control Register (ITC) */
321
       ********/
322
323
324
       /* External interrupt control register 1 */
325
       DEF 8BIT REG AT(EXTI CR1, 0x50a0);
326
327
       /* External interrupt control register 2 */
328
       DEF 8BIT REG AT(EXTI CR2, 0x50a1);
329
       /* External interrupt control register 3 */
330
331
       DEF 8BIT REG AT(EXTI CR3, 0x50a2);
332
333
       /* External interrupt status register 1 */
334
       DEF 8BIT REG AT(EXTI SR1, 0x50a3);
335
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
336
       /* External interrupt status register 2 */
337
       DEF 8BIT REG AT(EXTI SR2, 0x50a4);
338
       /* External interrupt port select register 1 */
339
340
       DEF 8BIT REG AT(EXTI CONF1, 0x50a5);
341
       /* Wait For Event (WFE) */
342
       343
344
345
       /* WFE control register 1 */
       DEF 8BIT REG AT (WFE CR1, 0x50a6);
346
347
348
       /* WFE control register 2 */
       DEF 8BIT REG AT(WFE CR2, 0x50a7);
349
350
351
       /* WFE control register 3 */
       DEF 8BIT REG AT(WFE CR3, 0x50a8);
352
353
354
       /* WFE control register 4 */
355
       DEF 8BIT REG AT (WFE CR4, 0x50a9);
356
357
       /* External interrupt (ITC-EXTI) */
       /*****
358
                                                   * * * * * * * * * * * * * * * * * /
359
       /* External interrupt control register 4 */
360
       DEF 8BIT REG AT(EXTI CR4, 0x50aa);
361
362
       /* External interrupt port select register 2 */
363
364
       DEF 8BIT REG AT(EXTI CONF2, 0x50ab);
365
366
       /* Reset (RST) */
       / * * * * * * * * * * * * * * * *
                         367
368
369
       /* Reset control register */
       DEF 8BIT REG AT(RST CR, 0x50b0);
370
371
372
       /* Reset status register */
373
       DEF 8BIT REG AT(RST SR, 0x50b1);
374
375
       /* Power control (PWR) */
                              /******************
376
377
378
       /* Power control and status register 1 */
379
       DEF 8BIT REG AT(PWR CSR1, 0x50b2);
380
       /* Power control and status register 2 */
381
382
       DEF 8BIT REG AT(PWR CSR2, 0x50b3);
383
384
       /* Clock Control (CLK) */
       385
386
387
       /* System clock divider register */
388
       DEF 8BIT REG AT(CLK CKDIVR, 0x50c0);
389
390
       /* Clock RTC register */
391
       DEF 8BIT REG AT(CLK CRTCR, 0x50c1);
392
       /* Internal clock control register */
393
       DEF 8BIT REG AT(CLK ICKCR, 0x50c2);
394
395
396
       /* Peripheral clock gating register 1 */
397
       DEF_8BIT_REG_AT(CLK_PCKENR1, 0x50c3);
398
399
       /* Peripheral clock gating register 2 */
400
       DEF 8BIT REG AT(CLK PCKENR2, 0x50c4);
401
402
       /* Configurable clock control register */
```

Page 6

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
403
       DEF 8BIT REG AT(CLK CCOR, 0x50c5);
404
405
       /* External clock control register */
406
       DEF 8BIT REG AT(CLK ECKCR, 0x50c6);
407
       /* System clock status register */
408
409
       DEF 8BIT REG AT(CLK SCSR, 0x50c7);
410
411
       /* System clock switch register */
412
       DEF 8BIT REG AT(CLK SWR, 0x50c8);
413
       /* Clock switch control register */
414
415
       DEF 8BIT REG AT(CLK SWCR, 0x50c9);
416
417
       /* Clock security system register */
418
       DEF 8BIT REG AT(CLK CSSR, 0x50ca);
419
420
       /* Clock BEEP register */
421
       DEF 8BIT REG AT(CLK CBEEPR, 0x50cb);
422
       /* HSI calibration register */
423
424
       DEF 8BIT REG AT(CLK HSICALR, 0x50cc);
425
426
       /* HSI clock calibration trimming register */
       DEF 8BIT REG AT(CLK HSITRIMR, 0x50cd);
427
428
       /* HSI unlock register */
429
       DEF 8BIT REG AT(CLK HSIUNLCKR, 0x50ce);
430
431
432
       /* Main regulator control status register */
433
       DEF 8BIT REG AT(CLK REGCSR, 0x50cf);
434
       /* Window Watchdog (WWDG) */
435
                                                                    ******/
436
       /***********************
437
       /* WWDG Control Register */
438
439
       DEF 8BIT REG AT(WWDG CR, 0x50d3);
440
       /* WWDR Window Register */
441
       DEF_8BIT_REG AT(WWDG WR, 0x50d4);
442
443
444
       /* Independent Watchdog (IWDG) */
       /**************
                                           445
446
447
       /* IWDG Key Register */
448
       DEF_8BIT_REG_AT(IWDG_KR, 0x50e0);
449
       /* IWDG Prescaler Register */
450
       DEF_8BIT_REG_AT(IWDG_PR, 0x50e1);
451
452
       /* IWDG Reload Register */
453
454
       DEF 8BIT REG AT(IWDG RLR, 0x50e2);
455
       /* Beeper (BEEP) */
456
457
       /*****
                                                                    *******/
458
459
       /* BEEP Control/Status Register 1 */
       DEF 8BIT REG AT(BEEP CSR1, 0x50f0);
460
461
       /* BEEP Control/Status Register 2 */
462
463
       DEF 8BIT REG AT(BEEP CSR2, 0x50f3);
464
465
       /* Real-time clock (RTC) */
       /*****
                                                                    *******/
466
467
468
       /* Time Register 1 */
469
       DEF 8BIT REG AT(RTC TR1, 0x5140);
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
470
471
        /* Time Register 2 */
472
        DEF 8BIT REG AT(RTC TR2, 0x5141);
473
474
        /* Time Register 3 */
       DEF 8BIT REG AT(RTC TR3, 0x5142);
475
476
        /* Date Register 1 */
477
478
       DEF 8BIT REG AT(RTC DR1, 0x5144);
479
480
        /* Date Register 2 */
       DEF 8BIT REG AT(RTC DR2, 0x5145);
481
482
483
        /* Date Register 3 */
484
       DEF 8BIT REG AT(RTC DR3, 0x5146);
485
        /* Control Register 1 */
486
487
        DEF 8BIT REG AT(RTC CR1, 0x5148);
488
489
        /* Control Register 2 */
490
       DEF 8BIT REG AT(RTC CR2, 0x5149);
491
492
        /* Control Register 3 */
493
       DEF_8BIT_REG_AT(RTC_CR3, 0x514a);
494
        /* Initialization and Status Register 1 */
495
       DEF 8BIT REG AT(RTC ISR1, 0x514c);
496
497
498
        /* Initialization and Status Register 2 */
499
       DEF 8BIT REG AT(RTC ISR2, 0x514d);
500
501
        /* Synchronous Prescaler Register */
       DEF 16BIT REG AT(RTC SPRER, 0x5150);
502
503
        /* Synchronous Prescaler Register High */
       DEF 8BIT REG AT(RTC SPRERH, 0x5150);
504
        /* Synchronous Prescaler Register Low */
505
506
        DEF_8BIT_REG_AT(RTC_SPRERL, 0x5151);
507
508
        /* Asynchronous Prescaler Register */
509
       DEF 8BIT REG AT(RTC APRER, 0x5152);
510
511
        /* Wakeup Timer Register */
512
       DEF 16BIT REG AT(RTC WUTR, 0x5154);
513
        /* Wakeup Timer Register High */
514
       DEF 8BIT REG AT(RTC WUTRH, 0x5154);
515
        /* Wakeup Timer Register Low */
       DEF 8BIT REG AT(RTC WUTRL, 0x5155);
516
517
518
        /* Subsecond register */
519
       DEF 16BIT REG AT(RTC SSR, 0x5157);
520
        /* Subsecond register low */
521
       DEF 8BIT REG AT(RTC SSRL, 0x5157);
522
        /* Subsecond register high */
       DEF 8BIT REG AT(RTC SSRH, 0x5158);
523
524
        /* Write Protection Register */
525
526
       DEF 8BIT REG AT(RTC WPR, 0x5159);
527
528
        /* Shift register */
        DEF 16BIT REG AT(RTC SHIFTR, 0x515a);
529
530
        /* Shift register high */
531
       DEF_8BIT_REG_AT(RTC_SHIFTRH, 0x515a);
532
        /* Shift register low */
533
        DEF 8BIT REG AT(RTC SHIFTRL, 0x515b);
534
535
        /* Alarm A Register 1 */
536
        DEF 8BIT REG AT(RTC ALRMAR1, 0x515c);
```

```
538
        /* Alarm A Register 2 */
539
        DEF 8BIT REG AT (RTC ALRMAR2, 0x515d);
540
        /* Alarm A Register 3 */
541
       DEF 8BIT REG AT(RTC ALRMAR3, 0x515e);
542
543
        /* Alarm A Register 4 */
544
545
       DEF 8BIT REG AT(RTC ALRMAR4, 0x515f);
546
547
        /* Alarm A subsecond register */
       DEF 16BIT REG AT(RTC ALRMASSR, 0x5164);
548
549
       /* Alarm A subsecond register high */
       DEF 8BIT REG AT (RTC ALRMASSRH, 0x5164);
550
       /* Alarm A subsecond register low */
551
552
       DEF 8BIT REG AT(RTC ALRMASSRL, 0x5165);
553
554
        /* Alarm A masking register */
555
       DEF 8BIT REG AT(RTC ALRMASSMSKR, 0x5166);
556
557
       /* Calibration register */
       DEF 16BIT REG_AT(RTC_CALR, 0x516a);
558
559
       /* Calibration register high */
560
       DEF 8BIT REG AT(RTC CALRH, 0x516a);
561
       /* Calibration register low */
       DEF 8BIT REG AT(RTC CALRL, 0x516b);
562
563
        /* Tamper control register 1 */
564
565
       DEF 8BIT REG AT(RTC TCR1, 0x516c);
566
        /* Tamper control register 2 */
567
       DEF 8BIT REG AT(RTC TCR2, 0x516d);
568
569
570
        /* (CSSLSE) */
        /*********
                           571
572
573
        /* CSS on LSE control and status register */
       DEF 8BIT REG AT(CSSLSE CSR, 0x5190);
574
575
576
        /* Serial Peripheral Interface 1 (SPI1) */
                                                               * * * * * * * * * * * * * /
577
        /*****
578
579
        /* SPI1 Control Register 1 */
580
       DEF 8BIT REG AT(SPI1 CR1, 0x5200);
581
582
        /* SPI1 Control Register 2 */
       DEF 8BIT REG AT(SPI1 CR2, 0x5201);
583
584
585
        /* SPI1 Interrupt Control Register */
586
       DEF 8BIT REG AT(SPI1 ICR, 0x5202);
587
588
        /* SPI1 Status Register */
589
       DEF 8BIT REG AT(SPI1 SR, 0x5203);
590
591
       /* SPI1 Data Register */
592
       DEF 8BIT REG AT(SPI1 DR, 0x5204);
593
594
       /* SPI1 CRC Polynomial Register */
595
       DEF 8BIT REG AT(SPI1 CRCPR, 0x5205);
596
597
        /* SPI1 Rx CRC Register */
598
       DEF_8BIT_REG_AT(SPI1_RXCRCR, 0x5206);
599
       /* SPI1 Tx CRC Register */
600
601
       DEF 8BIT REG AT(SPI1 TXCRCR, 0x5207);
602
603
       /* I2C Bus Interface 1 (I2C1) */
```

```
605
606
       /* I2C1 control register 1 */
607
       DEF 8BIT REG AT(I2C1 CR1, 0x5210);
608
       /* I2C1 control register 2 */
609
610
       DEF 8BIT REG AT(I2C1 CR2, 0x5211);
611
612
       /* I2C1 frequency register */
613
       DEF 8BIT REG AT(I2C1 FREQR, 0x5212);
614
       /* I2C1 Own address register low */
615
616
       DEF 8BIT REG AT(I2C1 OARL, 0x5213);
617
       /* I2C1 Own address register high */
618
619
       DEF 8BIT REG AT(I2C1 OARH, 0x5214);
620
621
       /* I2C1 own address register for dual mode */
       //DEF 8BIT REG AT(I2C1 OARH,0x5215);
622
623
       /* I2C1 data register */
624
625
       DEF 8BIT REG AT(I2C1 DR, 0x5216);
626
627
       /* I2C1 status register 1 */
       DEF 8BIT REG_AT(I2C1_SR1, 0x5217);
628
629
       /* I2C1 status register 2 */
630
       DEF 8BIT REG AT(I2C1 SR2, 0x5218);
631
632
633
       /* I2C1 status register 3 */
634
       DEF 8BIT REG AT(I2C1 SR3, 0x5219);
635
       /* I2C1 interrupt control register */
636
637
       DEF 8BIT REG AT(I2C1 ITR, 0x521a);
638
       /* I2C1 Clock control register low */
639
640
       DEF_8BIT_REG_AT(I2C1_CCRL, 0x521b);
641
642
       /* I2C1 Clock control register high */
643
       DEF 8BIT REG AT(I2C1 CCRH, 0x521c);
644
645
       /* I2C1 TRISE register */
646
       DEF 8BIT REG AT(I2C1 TRISER, 0x521d);
647
       /* I2C1 packet error checking register */
648
649
       DEF_8BIT_REG_AT(I2C1_PECR, 0x521e);
650
       /* Universal synch/asynch receiver transmitter 1 (USART1) */
651
652
       /******
653
654
       /* USART1 Status Register */
655
       DEF 8BIT REG AT (USART1 SR, 0x5230);
656
       /* USART1 Data Register */
657
658
       DEF 8BIT REG AT(USART1 DR, 0x5231);
659
660
       /* USART1 Baud Rate Register 1 */
661
       DEF 8BIT REG AT (USART1 BRR1, 0x5232);
662
663
       /* USART1 Baud Rate Register 2 */
664
       DEF 8BIT REG AT (USART1 BRR2, 0x5233);
665
666
       /* USART1 Control Register 1 */
       DEF 8BIT REG AT (USART1 CR1, 0x5234);
667
668
669
       /* USART1 Control Register 2 */
670
       DEF 8BIT REG AT (USART1 CR2, 0x5235);
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
672
       /* USART1 Control Register 3 */
673
       DEF 8BIT REG AT (USART1 CR3, 0x5236);
674
       /* USART1 Control Register 4 */
675
       DEF 8BIT REG AT(USART1 CR4, 0x5237);
676
677
678
       /* USART1 Control Register 5 */
       DEF 8BIT REG AT(USART1 CR5, 0x5238);
679
680
       /* USART1 Guard time Register */
681
       DEF 8BIT REG AT (USART1 GTR, 0x5239);
682
683
       /* USART1 Prescaler Register */
684
       DEF 8BIT REG AT(USART1 PSCR, 0x523a);
685
686
       /* 16-Bit Timer 2 (TIM2) */
687
                                       /*****
688
689
690
       /* TIM2 Control register 1 */
691
       DEF 8BIT REG AT(TIM2 CR1, 0x5250);
692
693
       /* TIM2 Control register 2 */
694
       DEF_8BIT_REG_AT(TIM2_CR2, 0x5251);
695
       /* TIM2 Slave Mode Control register */
696
       DEF 8BIT REG AT(TIM2 SMCR, 0x5252);
697
698
699
       /* TIM2 External trigger register */
700
       DEF 8BIT REG AT(TIM2 ETR, 0x5253);
701
       /* TIM2 DMA request enable register */
702
       DEF 8BIT REG AT(TIM2 DER, 0x5254);
703
704
       /* TIM2 Interrupt enable register */
705
706
       DEF 8BIT REG AT(TIM2 IER, 0x5255);
707
708
       /* TIM2 Status register 1 */
       DEF 8BIT REG AT(TIM2 SR1, 0x5256);
709
710
       /* TIM2 Status register 2 */
711
712
       DEF 8BIT REG AT(TIM2 SR2, 0x5257);
713
714
       /* TIM2 Event Generation register */
715
       DEF 8BIT REG AT(TIM2 EGR, 0x5258);
716
       /* TIM2 Capture/Compare mode register 1 */
717
       DEF 8BIT REG AT(TIM2 CCMR1, 0x5259);
718
719
720
       /* TIM2 Capture/Compare mode register 2 */
721
       DEF 8BIT REG AT(TIM2 CCMR2, 0x525a);
722
723
       /* TIM2 Capture/Compare enable register 1 */
       DEF 8BIT REG AT(TIM2 CCER1, 0x525b);
724
725
       /* TIM2 Counter */
726
       DEF 16BIT_REG_AT(TIM2_CNTR, 0x525c);
727
       /* TIM2 Counter High */
728
729
       DEF 8BIT REG AT(TIM2 CNTRH, 0x525c);
       /* TIM2 Counter Low */
730
       DEF 8BIT_REG_AT(TIM2_CNTRL, 0x525d);
731
732
       /* TIM2 Prescaler register */
733
734
       DEF 8BIT REG AT(TIM2 PSCR, 0x525e);
735
736
       /* TIM2 Auto-reload register */
737
       DEF 16BIT REG AT(TIM2 ARR, 0x525f);
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
738
        /* TIM2 Auto-Reload Register High */
739
        DEF 8BIT REG AT(TIM2 ARRH, 0x525f);
740
        /* TIM2 Auto-Reload Register Low */
741
       DEF_8BIT_REG_AT(TIM2_ARRL, 0x5260);
742
743
        /* TIM2 Capture/Compare register 1 */
744
       DEF 16BIT REG AT(TIM2 CCR1, 0x5261);
745
        /* TIM2 Capture/Compare Register 1 High */
746
       DEF 8BIT REG AT(TIM2 CCR1H, 0x5261);
747
       /* TIM2 Capture/Compare Register 1 Low */
       DEF_8BIT_REG_AT(TIM2_CCR1L, 0x5262);
748
749
750
       /* TIM2 Capture/Compare register 2 */
       DEF 16BIT REG AT(TIM2 CCR2, 0x5263);
751
752
       /* TIM2 Capture/Compare Register 2 High */
753
       DEF 8BIT REG AT(TIM2 CCR2H, 0x5263);
754
        /* TIM2 Capture/Compare Register 2 Low */
755
       DEF 8BIT REG AT(TIM2 CCR2L, 0x5264);
756
757
        /* TIM2 Break register */
758
       DEF 8BIT REG AT(TIM2 BKR, 0x5265);
759
760
        /* TIM2 Output idle state register */
761
       DEF 8BIT REG AT(TIM2 OISR, 0x5266);
762
763
       /* 16-Bit Timer 3 (TIM3) */
764
        /***********************
                                           765
766
        /* TIM3 Control register 1 */
767
       DEF 8BIT REG AT(TIM3 CR1, 0x5280);
768
769
        /* TIM3 Control register 2 */
770
       DEF 8BIT REG AT(TIM3 CR2, 0x5281);
771
       /* TIM3 Slave Mode Control register */
772
773
       DEF 8BIT REG AT(TIM3 SMCR, 0x5282);
774
775
        /* TIM3 External trigger register */
776
       DEF 8BIT REG AT(TIM3 ETR, 0x5283);
777
778
        /* TIM3 DMA request enable register */
779
       DEF 8BIT REG AT(TIM3 DER, 0x5284);
780
781
        /* TIM3 Interrupt enable register */
782
       DEF 8BIT REG AT(TIM3 IER, 0x5285);
783
       /* TIM3 Status register 1 */
784
       DEF 8BIT REG AT(TIM3 SR1, 0x5286);
785
786
787
        /* TIM3 Status register 2 */
788
       DEF 8BIT REG AT(TIM3 SR2, 0x5287);
789
790
        /* TIM3 Event Generation register */
       DEF 8BIT REG AT(TIM3 EGR, 0x5288);
791
792
793
        /* TIM3 Capture/Compare mode register 1 */
794
       DEF 8BIT REG AT(TIM3 CCMR1, 0x5289);
795
796
        /* TIM3 Capture/Compare mode register 2 */
797
        DEF 8BIT REG AT(TIM3 CCMR2, 0x528a);
798
799
        /* TIM3 Capture/Compare enable register 1 */
800
       DEF 8BIT REG AT(TIM3 CCER1, 0x528b);
801
        /* TIM3 Counter */
802
803
        DEF 16BIT REG AT(TIM3 CNTR, 0x528c);
804
       /* TIM3 Counter High */
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
805
        DEF 8BIT REG AT(TIM3 CNTRH, 0x528c);
806
        /* TIM3 Counter Low */
807
        DEF 8BIT REG AT(TIM3 CNTRL, 0x528d);
808
809
        /* TIM3 Prescaler register */
        DEF 8BIT REG AT(TIM3 PSCR, 0x528e);
810
811
        /* TIM3 Auto-reload register */
812
813
       DEF 16BIT REG AT(TIM3 ARR, 0x528f);
        /* TIM3 Auto-Reload Register High */
814
815
        DEF 8BIT REG AT(TIM3 ARRH, 0x528f);
816
        /* TIM3 Auto-Reload Register Low */
817
       DEF 8BIT REG AT(TIM3 ARRL, 0x5290);
818
       /* TIM3 Capture/Compare register 1 */
819
820
        DEF 16BIT REG AT(TIM3 CCR1, 0x5291);
        /* TIM3 Capture/Compare Register 1 High */
821
822
        DEF 8BIT REG AT(TIM3 CCR1H, 0x5291);
823
        /* TIM3 Capture/Compare Register 1 Low */
824
        DEF_8BIT_REG_AT(TIM3_CCR1L, 0x5292);
825
826
        /* TIM3 Capture/Compare register 2 */
827
        DEF 16BIT REG AT(TIM3 CCR2, 0x5293);
828
        /* TIM3 Capture/Compare Register 2 High */
829
        DEF 8BIT REG AT(TIM3 CCR2H, 0x5293);
830
        /* TIM3 Capture/Compare Register 2 Low */
        DEF 8BIT REG AT(TIM3 CCR2L, 0x5294);
831
832
833
        /* TIM3 Break register */
834
        DEF 8BIT REG AT(TIM3 BKR, 0x5295);
835
836
        /* TIM3 Output idle state register */
        DEF 8BIT REG AT(TIM3 OISR, 0x5296);
837
838
        /* 16-Bit Timer 1 (TIM1) */
839
840
        /******
841
        /* TIM1 Control register 1 */
842
843
        DEF 8BIT REG AT(TIM1 CR1, 0x52b0);
844
845
        /* TIM1 Control register 2 */
846
        DEF 8BIT REG AT(TIM1 CR2, 0x52b1);
847
848
        /* TIM1 Slave Mode Control register */
849
        DEF 8BIT REG AT(TIM1 SMCR, 0x52b2);
850
        /* TIM1 external trigger register */
851
        DEF 8BIT REG AT(TIM1 ETR, 0x52b3);
852
853
854
        /* TIM1 DMA request enable register */
855
        DEF 8BIT REG AT(TIM1 DER, 0x52b4);
856
        /* TIM1 Interrupt enable register */
857
        DEF 8BIT REG AT(TIM1 IER, 0x52b5);
858
859
860
        /* TIM1 Status register 1 */
        DEF 8BIT REG AT(TIM1 SR1, 0x52b6);
861
862
        /* TIM1 Status register 2 */
863
864
        DEF 8BIT REG AT(TIM1 SR2, 0x52b7);
865
866
        /* TIM1 Event Generation register */
867
        DEF 8BIT REG AT(TIM1 EGR, 0x52b8);
868
869
        /* TIM1 Capture/Compare mode register 1 */
870
        DEF 8BIT REG AT(TIM1 CCMR1, 0x52b9);
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

/* TIM1 Capture/Compare mode register 2 */

```
873
        DEF 8BIT REG AT(TIM1 CCMR2, 0x52ba);
874
875
        /* TIM1 Capture/Compare mode register 3 */
        DEF 8BIT REG AT(TIM1 CCMR3, 0x52bb);
876
877
878
        /* TIM1 Capture/Compare mode register 4 */
        DEF 8BIT REG AT(TIM1 CCMR4, 0x52bc);
879
880
        /* TIM1 Capture/Compare enable register 1 */
881
        DEF 8BIT REG AT(TIM1 CCER1, 0x52bd);
882
883
        /* TIM1 Capture/Compare enable register 2 */
884
885
        DEF 8BIT REG AT(TIM1 CCER2, 0x52be);
886
        /* TIM1 Counter */
887
        DEF 16BIT REG AT(TIM1 CNTR, 0x52bf);
888
889
        /* TIM1 Counter High */
890
        DEF 8BIT REG AT(TIM1 CNTRH, 0x52bf);
891
        /* TIM1 Counter Low */
892
        DEF_8BIT_REG_AT(TIM1_CNTRL, 0x52c0);
893
894
        /* TIM1 Prescaler register */
        DEF 16BIT REG AT(TIM1 PSCR, 0x52c1);
895
896
        /* TIM1 Prescaler Register High */
        DEF 8BIT REG AT(TIM1 PSCRH, 0x52c1);
897
        /* TIM1 Prescaler Register Low */
898
        DEF 8BIT REG AT(TIM1 PSCRL, 0x52c2);
899
900
901
        /* TIM1 Auto-reload register */
        DEF 16BIT REG AT(TIM1 ARR, 0x52c3);
902
        /* TIM1 Auto-Reload Register High */
903
        DEF 8BIT REG AT(TIM1 ARRH, 0x52c3);
904
905
        /* TIM1 Auto-Reload Register Low */
906
        DEF 8BIT REG AT(TIM1 ARRL, 0x52c4);
907
908
        /* TIM1 Repetition counter register */
        DEF 8BIT REG AT(TIM1 RCR, 0x52c5);
909
910
911
        /* TIM1 Capture/Compare register 1 */
912
        DEF 16BIT REG AT(TIM1 CCR1, 0x52c6);
        /* TIM1 Capture/Compare Register 1 High */
913
914
        DEF 8BIT REG AT(TIM1 CCR1H, 0x52c6);
915
        /* TIM1 Capture/Compare Register 1 Low */
        DEF 8BIT REG AT(TIM1 CCR1L, 0x52c7);
916
917
        /* TIM1 Capture/Compare register 2 */
918
        DEF 16BIT REG AT(TIM1 CCR2, 0x52c8);
919
920
        /* TIM1 Capture/Compare Register 2 High */
        DEF 8BIT REG AT(TIM1 CCR2H, 0x52c8);
921
922
        /* TIM1 Capture/Compare Register 2 Low */
923
        DEF 8BIT REG AT(TIM1 CCR2L, 0x52c9);
924
925
        /* TIM1 Capture/Compare register 3 */
926
        DEF 16BIT REG AT(TIM1 CCR3, 0x52ca);
927
        /* TIM1 Capture/Compare Register 3 High */
        DEF 8BIT REG AT(TIM1 CCR3H, 0x52ca);
928
929
        /* TIM1 Capture/Compare Register 3 Low */
        DEF 8BIT REG AT(TIM1 CCR3L, 0x52cb);
930
931
        /* TIM1 Capture/Compare register 4 */
932
933
        DEF 16BIT REG AT(TIM1 CCR4, 0x52cc);
        /* TIM1 Capture/Compare Register 4 High */
934
935
        DEF 8BIT REG AT(TIM1 CCR4H, 0x52cc);
936
        /* TIM1 Capture/Compare Register 4 Low */
937
        DEF 8BIT REG AT(TIM1 CCR4L, 0x52cd);
938
```

```
/* TIM1 Break register */
 940
         DEF 8BIT REG AT(TIM1 BKR, 0x52ce);
 941
 942
         /* TIM1 Dead-time register */
         DEF 8BIT_REG_AT(TIM1_DTR, 0x52cf);
 943
 944
 945
         /* TIM1 Output idle state register */
 946
         DEF 8BIT REG AT(TIM1 OISR, 0x52d0);
 947
         /* TIM1 DMA control register 1 */
 948
 949
         DEF_8BIT_REG_AT(TIM1_DCR1, 0x52d1);
 950
 951
         /* TIM1 DMA control register 2 */
         DEF 8BIT REG AT(TIM1 DCR2, 0x52d2);
 952
 953
 954
         /* TIM1 DMA address for burst mode */
 955
         DEF 8BIT REG AT(TIM1 DMA1R, 0x52d3);
 956
 957
         /* 8-Bit Timer 4 (TIM4) */
 958
         /******
                                               *******
                                                                *************
 959
         /* TIM4 Control Register 1 */
 960
 961
         DEF 8BIT REG AT(TIM4 CR1, 0x52e0);
 962
         /* TIM4 Control Register 2 */
 963
         DEF 8BIT REG AT(TIM4 CR2, 0x52e1);
 964
 965
         /* TIM4 Slave Mode Control Register */
 966
 967
         DEF 8BIT REG AT(TIM4 SMCR, 0x52e2);
 968
 969
         /* TIM4 DMA request Enable Register */
 970
         DEF 8BIT REG AT(TIM4 DER, 0x52e3);
 971
 972
         /* TIM4 Interrupt Enable Register */
         DEF 8BIT REG AT(TIM4 IER, 0x52e4);
 973
 974
 975
         /* TIM4 Status Register 1 */
 976
         DEF 8BIT REG AT(TIM4 SR1, 0x52e5);
 977
 978
         /* TIM4 Event Generation Register */
 979
         DEF 8BIT REG AT(TIM4 EGR, 0x52e6);
 980
         /* TIM4 Counter */
 981
 982
         DEF 8BIT REG AT(TIM4 CNTR, 0x52e7);
 983
         /* TIM4 Prescaler Register */
 984
 985
         DEF 8BIT REG AT(TIM4 PSCR, 0x52e8);
 986
         /* TIM4 Auto-Reload Register */
 987
 988
         DEF 8BIT REG AT(TIM4 ARR, 0x52e9);
 989
 990
         /* Infra Red Interface (IRTIM) */
 991
         /***********************
                                                                     ********/
 992
 993
         /* Infra-red control register */
         DEF 8BIT REG AT(IR_CR, 0x52ff);
 994
 995
         /* 16-Bit Timer 5 (TIM5) */
 996
 997
         /******
                                                                       ******/
 998
 999
         /* TIM5 Control register 1 */
1000
         DEF_8BIT_REG_AT(TIM5_CR1, 0x5300);
1001
         /* TIM5 Control register 2 */
1002
1003
         DEF 8BIT REG AT(TIM5 CR2, 0x5301);
1004
1005
         /* TIM5 Slave Mode Control register */
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
1006
         DEF 8BIT REG AT(TIM5 SMCR, 0x5302);
1007
1008
         /* TIM5 external trigger register */
1009
         DEF 8BIT REG AT(TIM5 ETR, 0x5303);
1010
         /* TIM5 DMA request enable register */
1011
1012
         DEF 8BIT REG AT(TIM5 DER, 0x5304);
1013
1014
         /* TIM5 Interrupt enable register */
         DEF 8BIT REG AT(TIM5 IER, 0x5305);
1015
1016
         /* TIM5 Status register 1 */
1017
         DEF 8BIT REG AT(TIM5 SR1, 0x5306);
1018
1019
1020
         /* TIM5 Status register 2 */
         DEF 8BIT REG AT(TIM5 SR2, 0x5307);
1021
1022
         /* TIM5 Event Generation register */
1023
1024
         DEF 8BIT REG AT(TIM5 EGR, 0x5308);
1025
1026
         /* TIM5 Capture/Compare mode register 1 */
1027
         DEF 8BIT REG AT(TIM5 CCMR1, 0x5309);
1028
1029
         /* TIM5 Capture/Compare mode register 2 */
1030
         DEF 8BIT REG AT(TIM5 CCMR2, 0x530a);
1031
         /* TIM5 Capture/Compare enable register 1 */
1032
         DEF 8BIT REG AT(TIM5 CCER1, 0x530b);
1033
1034
1035
         /* TIM5 Counter */
         DEF 16BIT REG AT(TIM5 CNTR, 0x530c);
1036
         /* TIM5 Counter High */
1037
1038
         DEF 8BIT REG AT (TIM5 CNTRH, 0x530c);
         /* TIM5 Counter Low */
1039
1040
         DEF 8BIT REG AT (TIM5 CNTRL, 0x530d);
1041
         /* TIM5 Prescaler register */
1042
         DEF 8BIT REG AT(TIM5 PSCR, 0x530e);
1043
1044
1045
1046
         /* TIM5 Auto-reload register */
         DEF 16BIT REG AT(TIM5 ARR, 0x530f);
1047
1048
         /* TIM5 Auto-Reload Register High */
1049
         DEF 8BIT REG AT(TIM5 ARRH, 0x530f);
1050
         /* TIM5 Auto-Reload Register Low */
1051
         DEF_8BIT_REG_AT(TIM5_ARRL, 0x5310);
1052
         /* TIM5 Capture/Compare register 1 */
1053
1054
         DEF 16BIT REG AT(TIM5 CCR1, 0x5311);
         /* TIM5 Capture/Compare Register 1 High */
1055
1056
         DEF 8BIT REG AT(TIM5 CCR1H, 0x5311);
1057
         /* TIM5 Capture/Compare Register 1 Low */
         DEF 8BIT REG AT(TIM5 CCR1L, 0x5312);
1058
1059
         /* TIM5 Capture/Compare register 2 */
1060
1061
         DEF 16BIT REG AT(TIM5 CCR2, 0x5313);
         /* TIM5 Capture/Compare Register 2 High */
1062
         DEF 8BIT REG AT(TIM5 CCR2H, 0x5313);
1063
1064
         /* TIM5 Capture/Compare Register 2 Low */
         DEF 8BIT REG AT(TIM5 CCR2L, 0x5314);
1065
1066
         /* TIM5 Break register */
1067
         DEF 8BIT REG AT(TIM5 BKR, 0x5315);
1068
1069
1070
         /* TIM5 Output idle state register */
1071
         DEF 8BIT REG AT(TIM5 OISR, 0x5316);
1072
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
1073
         /* Analog to digital converter 1 (ADC1) */
1074
                                                                         *****/
1075
         /* ADC1 Configuration register 1 */
1076
1077
         DEF 8BIT REG AT(ADC1 CR1, 0x5340);
1078
1079
         /* ADC1 Configuration register 2 */
1080
         DEF 8BIT REG AT (ADC1 CR2, 0x5341);
1081
1082
         /* ADC1 Configuration register 3 */
         DEF 8BIT REG AT(ADC1 CR3, 0x5342);
1083
1084
         /* ADC1 status register */
1085
1086
         DEF 8BIT REG AT(ADC1 SR, 0x5343);
1087
         /* ADC1 Data register */
1088
         DEF 16BIT REG AT(ADC1 DR, 0x5344);
1089
         /* ADC Data Register High */
1090
1091
         DEF 8BIT REG AT(ADC1 DRH, 0x5344);
         /* ADC Data Register Low */
1092
1093
         DEF_8BIT_REG_AT(ADC1_DRL, 0x5345);
1094
1095
         /* ADC1 high threshold register */
         DEF 16BIT REG AT (ADC1 HTR, 0x5346);
1096
1097
         /* ADC High Threshold Register High */
         DEF 8BIT REG AT(ADC1 HTRH, 0x5346);
1098
         /* ADC High Threshold Register Low
1099
                                              */
         DEF 8BIT REG AT(ADC1 HTRL, 0x5347);
1100
1101
         /* ADC1 low threshold register */
1102
         DEF 16BIT REG_AT(ADC1_LTR, 0x5348);
1103
         /* ADC Low Threshold Register High */
1104
         DEF 8BIT REG AT(ADC1 LTRH, 0x5348);
1105
         /* ADC Low Threshold Register Low */
1106
         DEF 8BIT REG AT(ADC1 LTRL, 0x5349);
1107
1108
         /* ADC1 channel sequence 1 register */
1109
         DEF 8BIT REG AT(ADC1 SQR1, 0x534a);
1110
1111
1112
         /* ADC1 channel sequence 2 register */
1113
         DEF 8BIT REG AT(ADC1 SQR2, 0x534b);
1114
1115
         /* ADC1 channel sequence 3 register */
1116
         DEF 8BIT REG AT(ADC1 SQR3, 0x534c);
1117
1118
         /* ADC1 channel sequence 4 register */
         DEF 8BIT REG AT(ADC1 SQR4, 0x534d);
1119
1120
1121
         /* ADC1 Trigger disable 1 */
1122
         DEF 8BIT REG AT(ADC1 TRIGR1, 0x534e);
1123
1124
         /* ADC1 Trigger disable 2 */
         DEF 8BIT REG AT(ADC1 TRIGR2, 0x534f);
1125
1126
         /* ADC1 Trigger disable 3 */
1127
         DEF 8BIT REG AT(ADC1 TRIGR3, 0x5350);
1128
1129
1130
         /* ADC1 Trigger disable 4 */
         DEF 8BIT REG AT(ADC1 TRIGR4, 0x5351);
1131
1132
         /* Digital to analog converter (DAC) */
1133
1134
         /****
                                                                     *********/
1135
         /* DAC channel 1 control register 1 */
1136
1137
         DEF 8BIT REG AT(DAC CH1CR1, 0x5380);
1138
1139
         /* DAC channel 1 control register 2 */
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
1140
         DEF 8BIT REG AT (DAC CH1CR2, 0x5381);
1141
1142
         /* DAC channel 2 control register 1 */
1143
         DEF 8BIT REG AT(DAC CH2CR1, 0x5382);
1144
         /* DAC channel 2 control register 2 */
1145
1146
         DEF 8BIT REG AT(DAC CH2CR2, 0x5383);
1147
1148
         /* DAC software trigger register */
         DEF 8BIT REG AT(DAC SWTRIGR, 0x5384);
1149
1150
         /* DAC status register */
1151
         DEF 8BIT REG AT(DAC SR, 0x5385);
1152
1153
11.54
         /* DAC channel 1 right aligned data holding register */
         DEF 16BIT REG AT(DAC CH1RDHR, 0x5388);
1155
         /* DAC channel 1 right aligned data holding register high */
1156
         DEF_8BIT_REG_AT(DAC_CH1RDHRH, 0x5388);
1157
         /* DAC channel 1 right aligned data holding register low */
1158
         DEF_8BIT_REG_AT(DAC_CH1RDHRL, 0x5389);
1159
1160
1161
         /* DAC channel 1 left aligned data holding register */
1162
         DEF 16BIT REG AT (DAC CH1LDHR, 0x538c);
         /* DAC channel 1 left aligned data holding register high */
1163
1164
         DEF 8BIT REG AT(DAC CH1LDHRH, 0x538c);
         /* DAC channel 1 left aligned data holding register low */
1165
         DEF 8BIT REG AT(DAC_CH1LDHRL, 0x538d);
1166
1167
1168
         /* DAC channel 1 8-bit data holding register */
1169
         DEF 8BIT REG AT (DAC CH1DHR8, 0x5390);
1170
         /* DAC channel 2 right aligned data holding register */
1171
         DEF 16BIT REG AT(DAC CH2RDHR, 0x5394);
1172
1173
         /* DAC channel 2 right aligned data holding register high */
         DEF 8BIT REG AT(DAC CH2RDHRH, 0x5394);
1174
1175
         /* DAC channel 2 right aligned data holding register low */
1176
         DEF 8BIT REG AT(DAC CH2RDHRL, 0x5395);
1177
         /* DAC channel 2 left aligned data holding register */
1178
1179
         DEF_16BIT_REG_AT(DAC_CH2LDHR, 0x5398);
1180
         /* DAC channel 2 left aligned data holding register high */
         DEF 8BIT REG AT(DAC CH2LDHRH, 0x5398);
1181
1182
         /* DAC channel 2 left aligned data holding register low */
1183
         DEF 8BIT REG AT (DAC CH2LDHRL, 0x5399);
1184
1185
         /* DAC channel 2 8-bit data holding register */
         DEF 8BIT REG AT(DAC CH2DHR8, 0x539c);
1186
1187
1188
         /* DAC channel 1 right aligned data holding register */
1189
         DEF 16BIT REG AT(DAC DCH1RDHR, 0x53a0);
1190
         /* DAC channel 1 right aligned data holding register high */
1191
         DEF 8BIT REG AT(DAC DCH1RDHRH, 0x53a0);
         /* DAC channel 1 right aligned data holding register low */
1192
         DEF 8BIT REG AT(DAC DCH1RDHRL, 0x53a1);
1193
1194
1195
         /* DAC data output register */
         DEF 16BIT REG AT(DAC DOR, 0x53ac);
1196
1197
         /* DAC data output register high */
1198
         DEF 8BIT REG AT (DAC DORH, 0x53ac);
         /* DAC data output register low */
1199
1200
         DEF_8BIT_REG_AT(DAC_DORL, 0x53ad);
1201
         /* DAC channel 2 right aligned data holding register */
1202
         DEF 16BIT REG AT(DAC DCH2RDHR, 0x53a2);
1203
1204
         /* DAC channel 2 right aligned data holding register high */
1205
         DEF 8BIT REG AT (DAC DCH2RDHRH, 0x53a2);
1206
         /* DAC channel 2 right aligned data holding register low */
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
1207
         DEF 8BIT REG AT (DAC DCH2RDHRL, 0x53a3);
1208
1209
         /* DAC channel 11eft aligned data holding register */
1210
         DEF 16BIT REG AT(DAC DCH1LDHR, 0x53a4);
         /* DAC channel 11eft aligned data holding register high */
1211
         DEF 8BIT REG AT(DAC_DCH1LDHRH, 0x53a4);
1212
1213
         /* DAC channel 11eft aligned data holding register low */
1214
         DEF_8BIT_REG_AT(DAC_DCH1LDHRL, 0x53a5);
1215
         /* DAC channel 2 left aligned data holding register */
1216
         DEF 16BIT REG AT(DAC DCH2LDHR, 0x53a6);
1217
1218
         /* DAC channel 2 left aligned data holding register high */
         DEF 8BIT REG AT (DAC DCH2LDHRH, 0x53a6);
1219
         /* DAC channel 2 left aligned data holding register low */
1220
1221
         DEF 8BIT REG AT(DAC DCH2LDHRL, 0x53a7);
1222
         /* DAC channel 1 8-bit mode data holding register */
1223
         DEF 8BIT REG AT(DAC DCH1DHR8, 0x53a8);
1224
1225
         /* DAC channel 2 8-bit mode data holding register */
1226
1227
         DEF 8BIT REG AT(DAC DCH2DHR8, 0x53a9);
1228
1229
         /* DAC channel 1 data output register */
         DEF 16BIT REG AT (DAC CH1DOR, 0x53ac);
1230
1231
         /* DAC channel 1 data output register high */
         DEF 8BIT REG AT(DAC CH1DORH, 0x53ac);
1232
         /* DAC channel 1 data output register low */
1233
         DEF 8BIT REG AT(DAC_CH1DORL, 0x53ad);
1234
1235
1236
         /* DAC channel 2 data output register */
         DEF 16BIT REG AT(DAC CH2DOR, 0x53b0);
1237
         /* DAC channel 2 data output register high */
1238
1239
         DEF 8BIT REG AT (DAC CH2DORH, 0x53b0);
         /* DAC channel 2 data output register low */
1240
1241
         DEF 8BIT REG AT (DAC CH2DORL, 0x53b1);
1242
         /* Serial Peripheral Interface 2 (SPI2) */
1243
         /****
                                                                        *****/
1244
1245
1246
         /* SPI2 Control Register 1 */
1247
         DEF 8BIT REG AT(SPI2 CR1, 0x53c0);
1248
1249
         /* SPI2 Control Register 2 */
1250
         DEF 8BIT REG AT(SPI2 CR2, 0x53c1);
1251
1252
         /* SPI2 Interrupt Control Register */
         DEF 8BIT REG AT(SPI2 ICR, 0x53c2);
1253
1254
1255
         /* SPI2 Status Register */
         DEF 8BIT REG AT(SPI2 SR, 0x53c3);
1256
1257
1258
         /* SPI2 Data Register */
         DEF 8BIT REG AT(SPI2 DR, 0x53c4);
1259
1260
         /* SPI2 CRC Polynomial Register */
1261
1262
         DEF 8BIT REG AT(SPI2 CRCPR, 0x53c5);
1263
         /* SPI2 Rx CRC Register */
1264
         DEF 8BIT REG AT(SPI2 RXCRCR, 0x53c6);
1265
1266
         /* SPI2 Tx CRC Register */
1267
1268
         DEF 8BIT REG AT(SPI2 TXCRCR, 0x53c7);
1269
         /* Universal synch/asynch receiver transmitter 2 (USART2) */
1270
1271
1272
1273
        /* USART2 Status Register */
```
```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

```
1274
         DEF 8BIT REG AT(USART2 SR, 0x53e0);
1275
1276
         /* USART2 Data Register */
1277
         DEF 8BIT REG AT(USART2 DR, 0x53e1);
1278
         /* USART2 Baud Rate Register 1 */
1279
1280
         DEF 8BIT REG AT (USART2 BRR1, 0x53e2);
1281
1282
         /* USART2 Baud Rate Register 2 */
1283
         DEF 8BIT REG AT(USART2 BRR2, 0x53e3);
1284
         /* USART2 Control Register 1 */
1285
         DEF 8BIT REG AT(USART2 CR1, 0x53e4);
1286
1287
1288
         /* USART2 Control Register 2 */
         DEF 8BIT REG AT(USART2 CR2, 0x53e5);
1289
1290
         /* USART2 Control Register 3 */
1291
         DEF 8BIT REG AT (USART2 CR3, 0x53e6);
1292
1293
1294
         /* USART2 Control Register 4 */
1295
         DEF 8BIT REG AT (USART2 CR4, 0x53e7);
1296
         /* USART2 Control Register 5 */
1297
         DEF 8BIT REG AT(USART2_CR5, 0x53e8);
1298
1299
         /* USART2 Guard time Register */
1300
         DEF 8BIT REG AT(USART2 GTR, 0x53e9);
1301
1302
1303
         /* USART2 Prescaler Register */
         DEF 8BIT REG AT (USART2 PSCR, 0x53ea);
1.304
1305
         /* Universal synch/asynch receiver transmitter 3 (USART3) */
1306
         / * * * * * * * * * * *
1307
1308
         /* USART3 Status Register */
1309
         DEF 8BIT REG AT (USART3 SR, 0x53f0);
1310
1311
1312
         /* USART3 Data Register */
         DEF 8BIT REG AT (USART3 DR, 0x53f1);
1313
1314
         /* USART3 Baud Rate Register 1 */
1315
1316
         DEF 8BIT REG AT (USART3 BRR1, 0x53f2);
1317
         /* USART3 Baud Rate Register 2 */
1.318
1319
         DEF_8BIT_REG_AT(USART3_BRR2, 0x53f3);
1320
         /* USART3 Control Register 1 */
1321
1322
         DEF_8BIT_REG_AT(USART3_CR1, 0x53f4);
1323
1324
         /* USART3 Control Register 2 */
1325
         DEF 8BIT REG AT(USART3 CR2, 0x53f5);
1326
         /* USART3 Control Register 3 */
1327
         DEF 8BIT REG AT (USART3 CR3, 0x53f6);
1328
1329
         /* USART3 Control Register 4 */
1330
         DEF 8BIT REG AT(USART3 CR4, 0x53f7);
1331
1332
1333
         /* USART3 Control Register 5 */
         DEF 8BIT REG AT (USART3 CR5, 0x53f8);
1334
1335
         /* USART3 Guard time Register */
1336
         DEF 8BIT REG AT (USART3 GTR, 0x53f9);
1337
1338
1339
         /* USART3 Prescaler Register */
1340
         DEF 8BIT REG AT(USART3 PSCR, 0x53fa);
```

```
STM8L151x8.h - Printed on 9/5/2018 2:59:00 PM
```

1341

```
1342
         /* Routing interface (RI) */
1343
         / * * * * * * * * * * * * * * *
                                                        ***********************
1344
1345
         /* Timer input capture routing register 1 */
         DEF 8BIT REG AT(RI ICR1, 0x5431);
1346
1347
         /* Timer input capture routing register 2 */
1348
1349
         DEF 8BIT REG AT(RI ICR2, 0x5432);
1350
         /* I/O input register 1 */
1351
         DEF 8BIT REG AT(RI IOIR1, 0x5433);
1352
1353
         /* I/O input register 2 */
1354
1355
         DEF 8BIT REG AT(RI IOIR2, 0x5434);
1356
         /* I/O input register 3 */
1357
1358
         DEF 8BIT REG AT(RI IOIR3, 0x5435);
1359
1360
         /* I/O control mode register 1 */
1361
         DEF_8BIT_REG_AT(RI_IOCMR1, 0x5436);
1362
1363
         /* I/O control mode register 2 */
         DEF_8BIT_REG_AT(RI_IOCMR2, 0x5437);
1364
1365
         /* I/O control mode register 3 */
1366
         DEF 8BIT REG AT(RI IOCMR3, 0x5438);
1367
1368
1369
         /* I/O switch register 1 */
1370
         DEF 8BIT REG AT(RI IOSR1, 0x5439);
1371
1372
         /* I/O switch register 2 */
1373
         DEF 8BIT REG AT(RI IOSR2, 0x543a);
1374
1375
         /* I/O switch register 3 */
1376
         DEF_8BIT_REG_AT(RI_IOSR3, 0x543b);
1377
         /* I/O group control register */
1378
1379
         DEF 8BIT REG AT(RI IOGCR, 0x543c);
1380
1381
         /* Analog switch register 1 */
1382
         DEF 8BIT REG AT(RI ASCR1, 0x543d);
1383
1384
         /* Analog switch register 2 */
         DEF 8BIT REG_AT(RI_ASCR2, 0x543e);
1385
1386
         /* Resistor control register 1 */
1387
         DEF 8BIT REG AT(RI RCR, 0x543f);
1388
1389
1390
         /* Comparators (COMP) */
         /*****
1391
                                                                *************
1392
         /* Comparator control and status register 1 */
1393
         DEF 8BIT REG AT (COMP CSR1, 0x5440);
1394
1395
1396
         /* Comparator control and status register 2 */
         DEF 8BIT REG AT(COMP CSR2, 0x5441);
1397
1398
1399
         /* Comparator control and status register 3 */
1400
         DEF 8BIT REG AT (COMP CSR3, 0x5442);
1401
1402
         /* Comparator control and status register 4 */
         DEF 8BIT REG AT(COMP CSR4, 0x5443);
1403
1404
1405
         /* Comparator control and status register 5 */
1406
         DEF 8BIT REG AT(COMP CSR5, 0x5444);
1407
```

```
1408
         /*
             (CPU) */
1409
                                                                       *******/
1410
1411
         /* Accumulator */
         DEF 8BIT REG AT(A, 0x7f00);
1412
1413
1414
         /* Program counter extended */
         DEF 8BIT REG AT(PCE, 0x7f01);
1415
1416
         /* Program counter high */
1417
1418
         DEF_8BIT_REG_AT(PCH, 0x7f02);
1419
1420
         /* Program counter low */
1421
         DEF 8BIT REG AT(PCL, 0x7f03);
1422
         /* X index register high */
1423
         DEF 8BIT REG AT(XH, 0x7f04);
1424
1425
1426
         /* X index register low */
1427
         DEF 8BIT REG AT(XL, 0x7f05);
1428
1429
         /* Y index register high */
1430
         DEF 8BIT REG AT(YH, 0x7f06);
1431
         /* Y index register low */
1432
         DEF 8BIT REG AT(YL, 0x7f07);
1433
1434
         /* Stack pointer high */
1435
1436
         DEF 8BIT REG AT(SPH, 0x7f08);
1437
         /* Stack pointer low */
1438
1439
         DEF 8BIT REG AT(SPL, 0x7f09);
1440
1441
         /* Condition code register */
         DEF 8BIT REG AT(CCR, 0x7f0a);
1442
1443
1444
         /* Global configuration register (CFG) */
         /****
                                                                        ******/
1445
1446
         /* CFG Global configuration register */
1447
1448
         DEF 8BIT REG AT(CFG GCR, 0x7f60);
1449
         /* Interrupt Software Priority Registers (ITC) */
1450
         /****
1451
                                                                        *****/
1452
         /* Interrupt Software priority register 1 */
1453
         DEF 8BIT REG AT(ITC SPR1, 0x7f70);
1454
1455
1456
         /* Interrupt Software priority register 2 */
1457
         DEF 8BIT REG AT(ITC SPR2, 0x7f71);
1458
1459
         /* Interrupt Software priority register 3 */
1460
         DEF 8BIT REG AT(ITC SPR3, 0x7f72);
1461
1462
         /* Interrupt Software priority register 4 */
1463
         DEF 8BIT REG AT(ITC SPR4, 0x7f73);
1464
1465
         /* Interrupt Software priority register 5 */
         DEF 8BIT REG AT(ITC SPR5, 0x7f74);
1466
1467
         /* Interrupt Software priority register 6 */
1468
1469
         DEF_8BIT_REG_AT(ITC_SPR6, 0x7f75);
1470
         /* Interrupt Software priority register 7 */
1471
1472
         DEF 8BIT REG AT(ITC SPR7, 0x7f76);
1473
1474
         /* Interrupt Software priority register 8 */
```

1475	<pre>DEF_8BIT_REG_AT(ITC_SPR8, 0x7f77);</pre>
1476	
1477	
1478	/* (SWIM) */
1479	/**************************************
1480	
1481	/* SWIM control status register */
1482	<pre>DEF 8BIT REG AT(SWIM CSR, 0x7f80);</pre>
1483	
1484	#endif /* STM8L151 */
1485	

STM8L151R8.h - Printed on 9/5/2018 2:58:46 PM

1 /* STM8L151R8.h */
2 #ifdef MCU_NAME

- 3 #define STM8L151R8 1
- 4 #endif
- 5 #include "STM8L151x8.h"

math.h - Printed on 9/5/2018 3:16:08 PM

```
MATHEMATICAL FUNCTIONS HEADER
 1
      /*
       * Copyright (c) 2006 by COSMIC Software
 2
       */
 3
      #ifndef __MATH_
 4
 5
      #define __MATH___
                        1
 6
 7
      #define HUGE VAL 1E38
 8
 9
      double acos(double x);
10
      double asin(double x);
11
      double atan(double x);
12
     double atan2(double y, double x);
13
     double ceil(double x);
14 double cos(double x);
15
     double cosh(double x);
16
     double exp(double x);
17
     double fabs(double x);
      double floor(double x);
18
      double fmod(double x, double y);
19
20
      double frexp(double x, int *pexp);
      double ldexp(double x, int exp);
21
22
      double log(double x);
23
      double log10(double x);
24
      double modf(double value, double *pd);
25
      double pow(double x, double y);
26
      double sin(double x);
27
      double sinh(double x);
28
      double sqrt(double x);
29
      double tan(double x);
30
      double tanh(double x);
31
32
      #endif
33
```

string.h - Printed on 9/5/2018 3:03:20 PM

```
/*
 1
          STRING TYPES HEADER
 2
         Copyright (c) 2006 by COSMIC Software
       */
3
 4
      #ifndef __STRING_
#define __STRING_
 5
 6
                          1
7
8
      #ifndef NULL
 9
      #define NULL (void *)0
10
      #endif
11
12
     #ifdef NOINLINE
13
     #define INLINE
14
      #else
15
      #define INLINE @inline
16
      #endif
17
18
      /* function declarations
19
      */
20
      char *strcat(char *s1, char *s2);
21
      char *strchr(char *s, char c);
      char * INLINE strcpy(char *s1, char *s2);
22
23
      char *strncat(char *s1, char *s2, unsigned int n);
24
      char *strncpy(char *s1, char *s2, unsigned int n);
25
      char *strpbrk(char *s1, char *s2);
26
      char *strrchr(char *s, char c);
27
      char *strstr(char *s1, char *s2);
28
      int memcmp(void *s1, void *s2, unsigned int n);
29
      int strcmp(char *s1, char *s2);
30
      int strncmp(char *s1, char *s2, unsigned int n);
31
     unsigned int strcspn(char *s1, char *s2);
32
      INLINE unsigned int strlen(char *s);
      unsigned int strspn(char *s1, char *s2);
33
34
      void *memchr(void *s, char c, unsigned int n);
35
      void * INLINE memcpy(void *s1, void *s2, unsigned int n);
36
      void *memmove(void *s1, void *s2, unsigned int n);
37
      void * INLINE memset(void *s, char c, unsigned int n);
38
      void eepcpy(@eeprom void *s1, void *s2, unsigned int n);
39
      void eepset(@eeprom void *s1, char c, unsigned int n);
40
41
      #define eepera(s1, n) (eepset(s1, 0, n))
42
43
      #endif
```

44

HMC6300

HMC6300	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	BIN data	HEX data	HEX row
ROW0	0	0	0	0	0	0	0	0	00000000	00	00
ROW1	1	1	0	0	1	0	1	0	11001010	CA	01
ROW2	1	1	1	1	1	1	1	1	11111111	FF	02
ROW3	1	1	1	1	0	1	1	0	11110110	F6	03
ROW4	0	0	0	0	0	0	0	0	00000000	00	04
ROW5	1	1	1	1	1	1	1	1	11111111	FF	05
ROW6	1	1	1	0	1	1	0	0	11101100	EC	06
ROW7	0	0	0	0	1	1	1	1	00001111	0F	07
ROW8	1	0	0	0	1	1	1	1	10001111	8F	08
ROW9	0	0	0	0	0	0	0	0	00000000	00	09
ROW10	0	1	0	1	0	0	0	1	01010001	51	0A
ROW11	0	0	0	0	0	0	1	1	00000011	03	0B
ROW12	0	1	1	0	0	1	0	0	01100100	64	0C
ROW13	0	0	0	0	0	0	0	0	00000000	00	0D
ROW14	0	0	0	0	0	0	0	0	00000000	00	0E
ROW15	0	0	0	0	0	0	0	0	00000000	00	0F
ROW16	0	0	1	1	0	1	1	0	00110110	36	10
ROW17	1	0	1	1	1	0	1	1	10111011	BB	11
ROW18	0	1	0	0	0	1	1	0	01000110	46	12
ROW19	0	0	0	0	0	0	1	0	00000010	02	13
ROW20	0	0	1	1	0	1	0	1	00110101	35	14
ROW21	0	0	0	1	0	0	1	0	00010010	12	15
ROW22	0	0	0	0	1	0	1	0	00001010	0A	16
ROW23	0	1	1	0	0	0	1	0	01100010	62	17
ROW24	0	0	0	0	R	R	R	R			18
ROW25	R	R	R	R	R	R	R	R			19
ROW26	R	R	R	R	R	R	R	R			1A
ROW27	0	0	0	R	R	R	R	R			1B
ROW28	0	0	0	0	0	0	0	0	00000000	00	1C
ROW29	0	0	0	0	0	0	0	0	00000000	00	1D
ROW30	0	0	0	0	0	0	0	0	00000000	00	1E

HMC6301	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	BIN data	HEX data	HEX row
ROW0	0	0	1	0	0	0	0	0	00100000	20	00
ROW1	0	1	0	0	1	1	0	0	01001100	4C	01
ROW2	0	0	0	0	0	0	1	1	00000011	03	02
ROW3	0	0	0	0	0	0	1	1	00000011	03	03
ROW4	1	0	0	1	0	0	1	1	10010011	93	04
ROW5	1	1	1	1	1	1	1	1	11111111	FF	05
ROW6	1	0	1	1	1	1	1	1	10111111	BF	06
ROW7	0	1	1	0	1	1	0	1	01101101	6D	07
ROW8	1	0	0	0	0	0	0	0	10000000	80	08
ROW9	0	1	0	0	0	0	0	0	01000000	40	09
ROW10	0	0	0	0	0	0	0	0	00000000	00	0A
ROW11	0	0	0	0	0	0	0	0	00000000	00	0B
ROW12	0	0	0	0	0	0	0	0	00000000	00	0C
ROW13	0	0	0	0	0	0	0	0	00000000	00	0D
ROW14	0	0	0	0	0	0	0	0	00000000	00	0E
ROW15	0	0	0	0	0	0	0	0	00000000	00	0F
ROW16	0	0	1	1	0	1	1	0	00110110	36	10
ROW17	1	0	1	1	1	0	1	1	10111011	BB	11
ROW18	0	1	0	0	0	1	1	0	01000110	46	12
ROW19	0	0	0	0	0	0	1	0	00000010	02	13
ROW20	0	0	1	0	1	0	1	1	00101011	2B	14
ROW21	0	0	0	1	0	0	1	0	00010010	12	15
ROW22	0	0	0	0	0	1	0	1	00000101	05	16
ROW23	0	1	1	0	0	0	1	0	01100010	62	17
ROW24	0	0	0	0	R	R	R	R			18
ROW25	R	R	R	R	R	R	R	R			19
ROW26	R	R	R	R	R	R	R	R			1A
ROW27	0	0	0	R	R	R	R	R			1B
ROW28	0	0	0	0	0	0	0	0	00000000	00	1C
ROW29	0	0	0	0	0	0	0	0	00000000	00	1D
ROW30	0	0	0	0	0	0	0	0	00000000	00	1E

AD9833

AD9833	MCLK [MHz]	FOUT [Hz]	FreqReg [DEC]	FreqReg [HEX]	FreqReg [BIN]	
Calculations	25	1843621.4	19795734.0480143	12E0F16	0001001011100000111100010110	
	Name		BIN code	Ε	Description	HEX code
Commands	Control Register		001000010000000	DB	2100	
	FreqRe	g 0 LSB	0100111100010110	DB14 & DB15 = 01 fo	or FreqReg0 + 14LSBs of data	4F16
	FreqReg	g 0 MSB	0100010010111000	DB14 & DB15 = 01 fc	r FreqReg0 + 14MSBs of data	44B8
	PhasReg 0		11000000000000000	DB14 & DB15 & DB13 = 1	10 for PhasReg0 + 12 MSBs of data	C000
	Exit F	Reset	0010000000000000	Reset set to 0	2000	

MAX2831	MA	X283	31
---------	----	------	----

Register	A3:A0	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Function	BIN	HEX
0	0000	0	0	0	1	1	1	0	1	0	0	0	0	0	0	PLL mode	00011101000000	740
1	0001	0	1	0	0	0	1	1	0	0	1	1	0	1	0	Lock-Detect Output Select	01000110011010	119A
2	0010	0	1	0	0	0	0	0	0	0	0	0	0	1	1	Recommended values	0100000000011	1003
3	0011	1	1	0	0	1	1	0	1	1	1	1	0	1	0	F/N Main Divider	11001101111010	337A
4	0100	0	1	1	1	1	1	1	1	1	1	0	1	1	1	F Main Divider	01111111110111	1FF7
5	0101	0	0	0	0	0	0	1	0	1	0	0	1	0	0	LD enable & R Divider	00000010100100	A4
6	0110	0	0	0	0	0	0	0	0	1	0	0	0	0	0	Tx/Rx Calibration Mode	0000000100000	20
7	0111	0	1	0	0	0	0	0	0	1	0	0	0	1	0	Tx/Rx HP/LP Corner Frequencies	0100000100010	1022
8	1000	1	1	0	1	0	0	0	0	1	0	0	0	0	1	SPI, RSSI and LPF	11010000100001	3421
9	1001	0	0	0	1	1	1	1	0	1	1	0	1	0	1	Enable SPI Programming	00011110110101	7B5
10	1010	0	1	1	1	0	1	1	0	1	0	0	1	0	0	First/Second Stage PA	01110110100100	1DA4
11	1011	0	0	0	0	0	0	0	1	1	1	1	1	1	1	LNA/VGA Gain Control Settings	00000001111111	7F
12	1100	0	0	0	0	0	1	0	1	0	0	0	0	0	0	Tx VGA Gain Control	00000101000000	140
13	1101	0	0	1	1	1	0	1	0	0	1	0	0	1	0	Recommended values	00111010010010	E92
14	1110	0	0	0	0	0	1	0	0	1	1	1	0	1	1	Ref Clock Output/Crystal Fine Tune	00000100111011	13B
15	1111	0	0	0	1	0	1	0	1	0	0	0	1	0	1	Receiver I/Q Output Voltage	00010101000101	545

ONLY CHANGE LO, REF and R								
	MAX2830/31/32							
LO	2449.99							
VCO	2449.99							
REF	40							
R	2							
PFD	20							
Ν	122							
F	0.4995							
N in binary	01111010							
F in binary	0111111110111110011							

MAX2831 Frequency calculation

Modes of operation

Mode	SHDN	RXTN	Rx Path	Tx Path	PLL, VCO, LO GEN, AUTO-TUNER
Shutdown	0	0	off	off	off
Standby	0	1	off	off	on
Rx	1	0	on	off	on
Тх	1	1	off	on	on
Rx Calibration	1	0	on	upconv	on
Tx Calibration	1	1	off	on	on

ADC Channel Sequence

	BIN	HEX
ADC_SQR4	0000000	0
ADC_SQR3	00000000	0
ADC_SQR2	0000000	0
ADC_SQR1	11110	1E

DRS PCB Debug

Marcel BALLE

October 9, 2018

Student:	Marcel BALLE	
Lab Director:	Prof. LIXIN Ran	
Thesis Director:	Dr. Alexandra Andersson	
Date:	October 9, 2018	



Contents

1	Introduction	3 2
	1.1 Description 1.2 List of material	3 3
2	Power supply	4
	2.1 Common GND	4
	2.2 Micro USB	4
	2.3 LDOs	5
3	SPI Simulations	6
	3.1 Waveform Generator	6
	3.2 Transmitter & Receiver \ldots	8
	3.3 IF Downconverter	10
4	Reference Clock generation	12
	4.1 IF clock	12
	4.2 Reference clock	13



1 Introduction

1.1 Description

This document describes all the necessary debug tests performed on the PCB design. Each part is evaluated through measurements. These tests are executed in a specific order to ensure the proper operations for every device. The chips are mounted on the board step by step to avoid damaging any components in case some errors occur.



Figure 1: Blank PCB top and bottom

1.2 List of material

In order to debug the board and software correctly, some equipment is needed to execute all the measurements and tests described in this document. Apart from the sensor PCB board, including all the components listed in the bill of materials, the equipment used is specified the list below.

- Micro USB cable
- PC for main power supply
- SWIM connector
 Oscilloscope
 2 probes
 Multimeter
 DC power supply
 ST-Link V2
 Tektronix TDS 3034C
 Agilent 10073C
 VICTOR VC97
 Tektronix PWS2323-SC



2 Power supply

2.1 Common GND

Before soldering any components onto the board, a test is done to ensure no short circuits are present between the voltage supplies and the GND on the entire PCB.

2.2 Micro USB

The first step is to make sure the main power supply works properly. For this, the micro USB connector is mounted on the board along with its decoupling capacitors and the LED indicating the presence of voltage.



Figure 2: Schematics of mounted parts

By plugging a micro-USB into the connector, the LED should light up and a 5V power can be measured between the VCC_USB and the common GND.



Figure 3: LED indicating proper main supply



2.3 LDOs

After this, the LDO chips with their decoupling capacitors and voltage dividers are soldered onto the PCB.



Figure 4: Schematics of mounted parts

By measuring the output of each voltage regulator with a Multimeter, the correct power supplies of the components can be confirmed.



3 SPI Simulations

For this part, the STM8 microcontroller with its capacitors and the SWIM connector are added to the board as well as the high speed external crystal of 12MHz. A software which configures the remaining programmable chips through the GPIO pins is loaded onto the MCU. The code for all the parts are located in the appendices as well. The proper functioning of this code is verified by measuring the output pins and plot the signals on an oscilloscope.



Figure 5: Schematics of mounted parts

3.1 Waveform Generator

The AD9833 has a standard 3-wire serial interface designed to load a 16-data bits word into the device. The FSYNC signal acts as a chip select bit, when this line is low, data can be transferred. On the falling edge of the SCLK line, the bit on SDATA is shifted into the register of the device. The chip select bit goes high again after 16 clock pulses. The timing diagram for this operation can be seen in Figure 6. More information about the timing parameters are described in the AD9833 datasheet.





Figure 6: Serial Timing Diagram

This SPI is simulated by the microcontroller, on pins PD5 to PD7 which are configured as push-pull output ports. Figure 7 illustrates the clock signal (black) and the data signal (blue) measured on the MCU pins.



Figure 7: AD9833 SPI simulation

It can be observed that the data bit is stable on the falling edges of RSCLK and after 16 clock pulses a brief delay occurs before another write operation. As the STM8 is an 8-bit microcontroller, the code is executed at a speed that won't be faster than the given minimum periods and duration for the serial timing. The time interval for a clock high is measured at a few μs .



3.2 Transmitter & Receiver

As the transmitter HMC6300 and the receiver HMC6301 share the same sequence of signals on the SPI lines to transfer data bits and as the SPI row includes the chip address, only one serial interface is needed for both devices. Once the ENABLE line is low, data bits can be clocked in on the rising edge of CLK. A write operation requires 18 clock pulses with 18 data bits containing row data, row address, the write/read bit and the chip address. Each of these parts is clocked in LSB first. When the enable line returns high, the register array is loaded on the chips. Additionally, a reset signal is available to set the register arrays to default value. Figure 8 shows the timing diagram for this serial interface.



Figure 8: Timing Diagram for Writing a Row of the Transmitter Serial Interface



Simulated on the corresponding microcontroller ports of the schematics, the clock and data lines are plotted with the oscilloscope as illustrated in Figure 9 below.



Figure 9: HMC6300 SPI simulation

This graph indicates the same principal characteristics as the timing diagram and contains 18 data bits in one row. Furthermore, by reading the last three data bits of the first row, i.e. 110 LSB first, which is the transmitter chip address, it is approved that this data transfer is destined for the HMC6300. No time limits are specified in the datasheet of these chips.



3.3 IF Downconverter

The MAX2831 includes registers with 18 data bits, programmable with a SPI interface. In this register, the first 14 bits are data and the remaining 4 indicate the register address, for both parts the MSBs are loaded first. Once the chip select bit is low, data can be shifted at the rising edge of the clock signal as shown in Figure 10. When CS returns high, the shift register is latched into the register selected by the address bits. Furthermore, logic pins SHDN and RXTX control modes of operations for this chip. More details about these modes of operations and SPI timing are given in the transceivers datasheet.



Figure 10: 3-Wire SPI Serial-Interface Timing Diagram

DRS PCB Debug



Pins PG4 to PG7 and PC5 are used for the SPI lines and the mode select signals. The data output, which was previously on PC0, had to be reconnected because this pin couldn't be configured as a push-pull output (see MCU datasheet). Figure 11 illustrates data signal DIN (blue) and clock signal SCLK (black) for one entire write operation.



Figure 11: MAX2831 SPI simulation

By looking at the clock curve on the graph, it can be confirmed that the data line is always stable at a rising edge. Moreover, the timing characteristic of the two signals are approved by conducting several measures of the duration and periods with the oscilloscope.



4 Reference Clock generation

Next, the reference clocks for transmitter and receiver have to be generate at exactly 70MHz for these chips to work at the desired carrier frequency and to achieve an accurate down-conversion with the returning signal. For this part, the components visible in Figure 12 are soldered on the top and bottom layer of the PCB. To ensure the right operating of these devices, the frequency is measured step by step, i.e. on the outputs pins.



Figure 12: Schematics of mounted parts

4.1 IF clock

On the oscillator, frequencies are measured with an acquisition mode set to average 128. First, it is made sure that the crystal oscillator outputs the exact chosen frequency. Once the AD9833 is configured by the microcontroller, it should deliver 1.8436 MHz to the AD9550 as calculated previously.

Problem: When measuring on pin VOUT, no sine wave signal is observed. The reason for this error is caused by the internal output resistance and the capacitor C113 creating a low pass filter. The cutoff frequency of this filter is determined by the constant :

$$f_c = \frac{1}{2\pi R_i C_{113}} = 796 Hz$$

Which completely cuts off the desired output frequency. To solve this issue, the capacitors value is reduced or simply removed from the board.



After modification, the output frequency is measured and graphed in Figure 13. This time the correct frequency can be observed.



Figure 13: Intermediate frequency clock signal

4.2 Reference clock

The AD9550 accepts the intermediate reference clock as an input and translates this frequency to the required clock signal for the transmitting and receiving ICs. The translation ratio is controlled by hardwired selection pins only, thus this device is not programmed by the MCU. Two differential square wave outputs feed the HMC6300 & the HMC6301 with a reference clock frequency of 70MHz.

Problem: The measured outputs produce whether a continuous voltage high or a voltage low, i.e. 3.3V or 0V respectively. By analyzing the datasheets of the frequency translator and the waveform generator, it is noticed that the output voltage of this last chip is too low for the AD9550 input characteristics. Figure 14 shows these uncorrelated voltage ranges.

Parameter		Min	Тур	Max	Unit
AD9833	VOUT Maximum		0.65		V
	VOUT Minimum		38		mV
AD9550	Input High Voltage	1.62			V
	Input Low Voltage			0.52	v

Figure 14: AD98333 output and AD9550 input specifications

DRS PCB Debug



In order to make these two components compatible, a non-inverting voltage amplifier is implemented. The AD8045/8047 operational amplifier, available in the lab, is used to create a small test PCB (Figure 16) based on the schematics in Figure 15. R_S helps to reduce high frequency peaking while R_{SNUB} improves stability and minimizes ringing at the output. Additionally, two decoupling capacitors are connected between Vs and the ground. The gain A of this circuit is determined by

$$A > \frac{V_{OUT_{max}}}{V_{IN_{min}}} \Rightarrow A = 3 \tag{1}$$

Therefore, the values of the resistances can be obtained with

$$A = 1 + \frac{R_F}{R_G} \qquad R_S = R_G \qquad R_{SNUB} = R_F \tag{2}$$



Figure 15: Non-inverting amplifier configuration



Figure 16: Non-inverting amplifier test PCB



The circuits proper functioning is confirmed by simulating it with an external frequency generator as well as power supply and by measuring the output on the oscilloscope, see Figure 17. It is then placed between the AD9833 output and the AD9550 input on the sensor board and connected to the micro USB power supply and GND.



Figure 17: test PCB input & output signals

Problem: When plotting the differential signals for both chips on the outputs of the AD9550, no stable frequency can be measured. Even by using preset input and output frequencies standardized for this device, the output remains unreadable as seen in Figure 18 and 19. The two differential outputs do not show the same signals. Displayed in orange is the difference between these two measurements, as seen in the figures below it does not oscillate and remains around a static value.

For this issue no explanations and solutions could be determined before the end of the project. Another student will continue working on this project and the functioning PCB will be used for various applications including vital sign detection and drone classification.

DRS PCB Debug





Figure 18: Differential signals and their difference for the transmitter



Figure 19: Differential signals and their difference for the receiver