A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands
- Kumar, Anish S. Indian Institute of Technology Madras, Chennai 600036, India
- Kumar, M. Pawan Indian Institute of Technology Madras, Chennai 600036, India
- Murali, Srinivasan iNoCs, 1007 Lausanne, Switzerland
- Kamakoti, V. Indian Institute of Technology Madras, Chennai 600036, India
- Benini, Luca University of Bologna, 40138 Bologna, Italy
- De Micheli, Giovanni EPFL, 1015 Lausanne, Switzerland
Published in:
- Journal of Electrical and Computer Engineering. - Hindawi Limited. - 2012, vol. 2012, p. 1-12
English
Buffers in on-chip networks constitute a significant proportion of the power consumption and area of the interconnect, and hence reducing them is an important problem. Application-specific designs have nonuniform network utilization, thereby requiring a buffer-sizing approach that tackles the nonuniformity. Also, congestion effects that occur during network operation need to be captured when sizing the buffers. Many NoCs are designed to operate in multiple voltage/frequency islands, with interisland communication taking place through frequency converters. To this end, we propose a two-phase algorithm to size the switch buffers in network-on-chips (NoCs) considering support for multiple-frequency islands. Our algorithm considers both the static and dynamic effects when sizing buffers. We analyze the impact of placing frequency converters (FCs) on a link, as well as pack and send units that effectively utilize network bandwidth. Experiments on many realistic system-on-Chip (SoC) benchmark show that our algorithm results in 42% reduction in amount of buffering when compared to a standard buffering approach.
- Language
-
- English
- Open access status
- gold
- Identifiers
-
- DOI 10.1155/2012/537286
- ISSN 2090-0147
- Persistent URL
- https://sonar.ch/global/documents/234906
Statistics
Document views: 27
File downloads:
- Full-text: 0