Log in
Sign up
EN
English
Français
Deutsch
Italiano
The text has been copied to the clipboard
Back
Journal article
Cite
Citation
×
Select a style on the left
Copy to the clipboard
Hierarchical Reversible Logic Synthesis Using LUTs
Soeken, Mathias
Integrated Systems Laboratory, EPFL, Lausanne, Switzerland
Roetteler, Martin
Microsoft Research, Redmond, WA, USA
Wiebe, Nathan
Microsoft Research, Redmond, WA, USA
De Micheli, Giovanni
Integrated Systems Laboratory, EPFL, Lausanne, Switzerland
2017-6-18
Published in:
Proceedings of the 54th Annual Design Automation Conference 2017. - ACM. - 2017
Language
English
Open access status
closed
Identifiers
DOI
10.1145/3061639.3062261
Persistent URL
https://sonar.ch/global/documents/282343
Export to…
JSON data
Dublin Core
BibTeX
RIS (Zotero, …)
Statistics
Document views:
52
File downloads:
Preview
×